Comparator-based switched-capacitor circuits for scaled CMOS technologies

IEEE Journal of Solid-State Circuits

Volumn 41, Issue 12, 2006, Pages 2658-2668

  Fiorenza, John K ^a,b   Sepke, Todd ^a,b   Holloway, Peter ^c   Sodini, Charles G ^a,b   Lee, Hae Seung ^a,b  

^a IEEE   (United States)

^b MASSACHUSETTS INSTITUTE OF TECHNOLOGY   (United States)

^c NATIONAL SEMICONDUCTOR CORPORATION   (United States)

Author keywords

A D; ADC; Analog to digital conversion; CBSC; Comparator based switched capacitor circuits; Pipeline; Scaled CMOS; Switched capacitor circuits

Indexed keywords

COMPARATOR BASED SWITCHED CAPACITOR CIRCUIT (CBSC); SCALED CMOS; SIGNAL CIRCUITS; VIRTUAL GROUND CONDITION;

AMPLIFIERS (ELECTRONIC); ANALOG TO DIGITAL CONVERSION; CAPACITORS; CHARGE TRANSFER; NETWORKS (CIRCUITS); SIGNAL PROCESSING;

CMOS INTEGRATED CIRCUITS;

EID: 33845613087     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2006.884330     Document Type: Conference Paper

References (23)

1. J. Huijsing and D. Linebarger, "Low-voltage operational amplifier with rail-to-rail input and output ranges," IEEE J. Solid-State Circuits, vol. 20, no. 6, pp. 1144-1150, Dec. 1985.
2. S. Paul, H.-S. Lee, J. Goodrich, T. Alailima, and D. Santiago, "A Nyquist-rate pipelined oversampling A/D converter," IEEE J. Solid-State Circuits, vol. 34, no. 12, pp. 1777-1787, Dec. 1999.
3. M. A. Copeland and J. M. Rabaey, "Dynamic amplifier for MOS technology," Electron. Lett., vol. 15, no. 10, pp. 301-302, May 1979.
4. B. Hosticka, "Dynamic CMOS amplifiers," IEEE J. Solid-State Circuits, vol. SC-15, no. 5, pp. 881-886, Oct. 1980.
5. S. Ranganathan and Y. Tsividis, "Discrete-time parametric amplification based on a three-terminal MOS varactor: analysis and experimental results," IEEE J. Solid-State Circuits, vol. 38, no. 12, pp. 2087-2093, Dec. 2003.
6. E. Siragusa and I. Galton, "A digitally enhanced 1.8-V 15-bit 40-MSample/s CMOS pipelined ADC," IEEE J. Solid-State Circuits, vol. 39, no. 12, pp. 2126-2138, Dec. 2004.
7. B. Murmann and B. Boser, "A 12-bit 75-MS/s pipelined ADC using open-loop residue amplification," IEEE J. Solid-State Circuits, vol. 38, no. 12, pp. 2040-2050, Dec. 2003.
8. T. Sepke, J. K. Fiorenza, C. G. Sodini, P. Holloway, and H.-S. Lee, "Comparator based switched capacitor circuits for scaled CMOS technologies," in IEEE ISSCC Dig. Tech. Papers, Feb. 2006, pp. 220-221.
9. J.-G. Chern and A. Abidi, "An 11 bit, 50 kSample/s CMOS A/D converter cell using a multislope integration technique," in Proc. IEEE Custom Integrated Circuits Conf., May 1989, pp. 6.2/1-6.2/4.
10. H. Yang and R. Sarpeshkar, "A time-based energy-efficient analog-to-digital converter," IEEE J. Solid-State Circuits, vol. 40, no. 8, pp. 1590-1601, Aug. 2005.
11. P. Holloway and G. O'Donoghue, "An 8-channel 16b eharge-to-digital converter for imaging applications," in IEEE ISSCC Dig. Tech. Papers, Feb. 1992, pp. 176-177.
12. K.-H. Lee and E. Yoon, "A CMOS image sensor with reset level control using dynamic reset current source for noise suppression," in IEEE ISSCC Dig. Tech. Papers, Feb. 2004, pp. 114-516.
13. Special Sample and Hold Techniques National Semiconductor, Application Note 294, Apr. 1982.
14. J. Williams, High Speed Comparator Techniques Linear Technology, Application Note 13, April 1985.
15. R. Brodersen, P. Gray, and D. Hodges, "MOS switched-capacitor filters," Five. IEEE, vol. 67, no. 1, pp. 61-75, Jan. 1979.
16. D. G. Haigh and B. Singh, "A switching scheme for switched capacitor filters which reduces the effect of parasitic capacitances associated with switch control terminals," in Proc. IEEE Int. Symp. Circuits and Systems, Apr. 1983, pp. 586-589.
17. K.-L. Lee and R. G. Meyer, "Low-distortion switched-capacitor filter design techniques," IEEE J. Solid-State Circuits, vol. SC-20, no. 6, pp. 1103-1113, Dec. 1985.
18. B. McCarroll, C. Sodini, and H.-S. Lee, "A high-speed CMOS comparator for use in an ADC," IEEE J. Solid-State Circuits, vol. 23, no. 1, pp. 159-165, Feb. 1988.
19. R. Walden, "Analog-to-digital converter technology comparison," in IEEE GaAs IC Symp. Tech. Dig., Oct. 1994, pp. 217-219.
20. G. Geelen, E. Paulus, D. Simanjuntak, H. Pastoor, and R. Verlinden, "A 90 nm CMOS 1.2 V 10 b power and speed programmable pipelined ADC with 0.5 pJ/conversion-step," in IEEE ISSCC Dig. Tech. Papers, Feb. 2006, pp. 214-215.
21. A. Papoulis, Probability, Random Variables, and Stochastic Processes, 3rd ed. New York: McGraw-Hill, 1991, ch. 10 and 11.
22. A. Leon-Garcia, Probability and Random Processes for Electrical Engineering, 2nd ed. Reading, MA: Addison-Wesley, 1994, ch. 6.
23. T. Sepke, "Comparator design and analysis for comparator-based switched-capacitor circuits," Ph.D. dissertation, Mass. Inst. Technol., Cambridge, MA, 2006.