Classification of analog synthesis tools based on their architecture selection mechanisms

Integration, the VLSI Journal

Volumn 41, Issue 2, 2008, Pages 238-252

  Martens, E ^a   Gielen, G ^a  

^a UNIVERSITY OF LEUVEN   (Belgium)

Author keywords

Analogue electronic design automation tools; Analogue synthesis; Analogue systems; Classification

Indexed keywords

ABSTRACTING; CLASSIFICATION (OF INFORMATION); COMPUTER ARCHITECTURE; TOPOLOGY;

ANALOG DESIGNERS; ANALOG EDA TOOLS; ANALOGUE SYNTHESIS; ANALOGUE SYSTEMS; CLASSIFICATION SYSTEMS;

ANALOG STORAGE;

EID: 36048967856     PISSN: 01679260     EISSN: None     Source Type: Journal    
DOI: 10.1016/j.vlsi.2007.06.001     Document Type: Article

References (102)

1. Sansen W.M.C. Analog Design Essentials (2006), Springer, Dordrecht, The Netherlands
2. Gielen G.G.E., and Rutenbar R.A. Computer-aided design of analog and mixed-signal integrated circuits. Proc. IEEE 88 12 (2000) 1825-1854
3. Ranjan M., Verhaegen W., Agarwal A., Sampath H., Vemuri R., and Gielen G. Fast, layout-inclusive analog circuit synthesis using pre-compiled parasitic-aware symbolic performance models. IEEE/ACM Design, Automation and Test in Europe (DATE). Paris, France (2004) 604-609
4. Zhang G., Dengi A., Rohrer R.A., Rutenbar R.A., and Carley L.R. A synthesis flow toward fast parasitic closure for radio-frequency integrated circuits. IEEE/ACM Design Automation Conference (DAC). San Diego, California (2004) 155-158
5. del Mar Hershenson M., Boyd S.P., and Lee T.H. Optimal design of a CMOS op-amp via geometric programming. IEEE Trans. Comput.-Aided Des. Integrated Circuits 20 1 (2001) 1-21
6. Harjani R., Rutenbar R.A., and Carley L.R. OASYS: a framework for analog circuit synthesis. IEEE Trans. Comput.-Aided Des. 8 12 (1989) 1247-1266
7. Koh H.Y., Séquin C.H., and Gray P.R. OPASYN: A compiler for CMOS operational amplifiers. IEEE Trans. Comput.-Aided Des. 9 2 (1990) 113-125
8. Van der Plas G., Debyser G., Leyn F., Lampaert K., Vandenbussche J., Gielen G.G.E., Sansen W., Veselinovic P., and Leenaerts D. AMGIE-A synthesis environment for CMOS analog integrated circuits. IEEE Trans. Comput.-Aided Des. Integrated Circuits 20 9 (2001) 1037-1058
9. Kruiskamp W., and Leenaerts D. DARWIN. CMOS opamp synthesis by means of a genetic algorithm. IEEE/ACM Design Automation Conference (DAC). San Francisco, California (1995) 433-438
10. Koza J.R., Bennett III F.H., Andre D., Keane M.A., and Dunlap F. Automated synthesis of analog electrical circuits by means of genetic programming. IEEE Trans. Evol. Comput. 1 2 (1997) 109-128
11. Doboli A., and Vemuri R. Exploration-based high-level synthesis of linear analog systems operating at low/medium frequencies. IEEE Trans. Comput.-Aided Des. Integrated Circuits 22 11 (2003) 1556-1568
12. Huelsman L.P. Optimization-A powerful tool for analysis and design. IEEE Trans. Circuits Syst.-I: Fundam. Theor. Appl. 40 7 (1993) 431-439
13. Binder T., Heitzinger C., and Selberherr S. A study on global and local optimization techniques for TCAD analysis tasks. IEEE Trans. Comput.-Aided Des. Integrated Circuits 23 6 (2004) 814-822
14. Carley L.R., Gielen G.G.E., Rutenbar R.A., and Sansen W.M.C. Synthesis tools for mixed-signal ICs. progress on frontend and backend strategies. IEEE/ACM Design Automation Conference (DAC). Las Vegas, Nevada (1996) 298-303
15. De Smedt B., and Gielen G.G.E. Watson: design space boundary exploration and model generation for analog and RF IC design. IEEE Trans. Comput.-Aided Des. Integrated Circuits 22 2 (2003) 213-224
16. De Ranter C.R.C., Van der Plas G., Steyaert M.S.J., Gielen G.G.E., and Sansen W.M.C. CYCLONE: automated design and layout of RF LC-oscillators. IEEE Trans. Comput.-Aided Des. Integrated Circuits 21 10 (2002) 1161-1170
17. Nieuwoudt A., Ragheb T., and Massoud Y. SOC-NLNA. synthesis and optimization for fully integrated narrow-band CMOS low noise amplifiers. IEEE/ACM Design Automation Conference (DAC). San Francisco, California (2006) 879-884
18. Vassiliou I., Chang H., Demir A., Charbon E., Miliozzi P., and Sangiovanni-Vincentelli A. A video driver system designed using a top-down constraint-driven methodology. IEEE/ACM International Conference on Computer-Aided Design (ICCAD). San Jose, California (1996) 463-468
19. Crols J., Donnay S., Steyaert M., and Gielen G. A high-level design and optimization tool for analog RF receiver front-ends. IEEE/ACM International Conference on Computer-Aided Design (ICCAD). San Jose, California, USA (1995) 550-553
20. Degrauwe M.G.R., Nys O., Dijkstra E., Rijmenants J., Bitz S., Goffart B.L.A.G., Vittoz E.A., Cserveny S., Meixenberger C., van der Stappen G., and Oguey H.J. IDAC: an interactive design tool for analog CMOS circuits. IEEE J. Solid-State Circuits 22 6 (1987) 1106-1116
21. Torralba A., Chávez J., and Franquelo L.G. FASY: a fuzzy-logic based tool for analog synthesis. IEEE Trans. Comput.-Aided Des. Integrated Circuits 15 7 (1996) 705-715
22. Stehr G., Graeb H., and Antreich K. Analog performance space exploration by Fourier-Motzkin elimination with application to hierarchical sizing. IEEE/ACM International Conference on Computer-Aided Design (ICCAD). San Jose, California (2004) 847-854
23. Medeiro F., Pérez-Verdú B., de la Rosa J.M., and Rodríguez-Vázquez A. Using CAD tools for shortening the design cycle of high-performance sigma-delta modulators: a 16.4 bit, 9.6 kHz, 1.71 MW Σ Δ M in CMOS 0.7 μ m Technology. Int. J. Circuit Theory Appl. 25 5 (1997) 319-334
24. Vogels M., and Gielen G. Architectural Selection of A/D Converters. IEEE/ACM Design Automation Conference (DAC). Anaheim, California (2003) 974-977
25. Zitzler E., and Thiele L. Multiobjective Evolutionary Algorithms: a comparative case study and the strength pareto approach. IEEE Trans. Evol. Comput. 3 4 (1999) 257-271
26. Fletcher R. Practical Methods of Optimization (1987), Wiley, Chichester, UK
27. Phelps R., Krasnicki M., Rutenbar R.A., Carley L.R., and Hellums J.R. Anaconda: simulation-based synthesis of analog circuits via stochastic pattern search. IEEE Trans. Comput.-Aided Des. Integrated Circuits 19 6 (2000) 703-717
28. Graeb H., Zizala S., Eckmueller J., and Antreich K. The sizing rules method for analog integrated circuit design. IEEE/ACM International Conference on Computer-Aided Design (ICCAD). San Jose, California (2001) 343-349
29. Vancorenland P., De Ranter C., Steyaert M., and Gielen G. Optimal RF design using smart evolutionary algorithms. IEEE/ACM Design Automation Conference (DAC). Los Angeles, California (2000) 7-10
30. Liu H., Singhee A., Rutenbar R.A., and Carley L.R. Remembrance of circuit past. macromodelling by data mining in large analog design spaces. IEEE/ACM Design Automation Conference (DAC). New Orleans, Louisiana (2002) 437-442
31. Bowman R.J., and Lane D.J. A knowledge-based system for analog integrated circuit design. IEEE/ACM International Conference on Computer-Aided Design (ICCAD). Santa Clara, California (1985) 210-212
32. Sheu B.J., Fung A.H., and Lai Y.-N. A knowledge-based approach to analog IC design. IEEE Trans. Circuits Syst. 35 2 (1988) 256-258
33. O'Connor I., and Kaiser A. Automated design of switched-current cells. IEEE Custom Integrated Circuits Conference (CICC). Santa Clara, California (1998) 477-480
34. Harvey J.P., Elmasry M.I., and Leung B. STAIC: an interactive framework for synthesizing CMOS and BiCMOS analog circuits. IEEE Trans. Comput.-Aided Des. 11 11 (1992) 1402-1417
35. Fares M., and Kaminska B. FPAD: a fuzzy nonlinear programming approach to analog circuit design. IEEE Trans. Comput.-Aided Des. Integrated Circuits 14 7 (1995) 785-793
36. Onodera H., Kanbara H., and Tamaru K. Operational-amplifier compilation with performance optimization. IEEE J. Solid-State Circuits 25 2 (1990) 466-473
37. Nagaraj N.S. A new optimizer for performance optimization of analog integrated circuits. IEEE/ACM Design Automation Conference (DAC). Dallas, Texas (1993) 148-153
38. Nye W., Riley D.C., Sangiovanni-Vincentelli A., and Tits A.L. DELIGHT.SPICE: an optimization-based system for the design of integrated circuits. IEEE Trans. Comput.-Aided Des. 7 4 (1988) 501-519
39. Antreich K.J., Graeb H.E., and Wieser C.U. Circuit analysis and optimization driven by worst-case distances. IEEE Trans. Comput.-Aided Des. Integrated Circuits 13 1 (1994) 57-71
40. Antreich K.J., Leibner P., and Pörnbacher F. Nominal design of integrated circuits on circuit level by an interactive improvement method. IEEE Trans. Circuits Syst. 35 12 (1988) 1501-1511
41. Ren J., and Greenstreet M. A unified optimization framework for equalization filter synthesis. IEEE/ACM Design Automation Conference (DAC). San Diego, California (2005) 638-643
42. Bhattacharya S., Jangkrajarng N., Hartono R., and Shi C.-J.R. Correct-by-construction layout-centric retargeting of large analog designs. IEEE/ACM Design Automation Conference (DAC). San Diego, California (2004) 139-144
43. Conn A.R., Coulman P.K., Haring R.A., Morrill G.L., Visweswariah C., and Wu C.W. JiffyTune: circuit optimization using time-domain sensitivities. IEEE Trans. Comput.-Aided Des. Integrated Circuits 17 12 (1998) 1292-1309
44. Shyu J.-M., Sangiovanni-Vincentelli A., Fishburn J.P., and Dunlop A.E. Optimization-based transistor sizing. IEEE J. Solid-State Circuits 23 2 (1988) 400-409
45. Maulik P.C., Carley L.R., and Allstot D.J. Sizing of cell-level analog circuits using constrained optimization techniques. IEEE J. Solid-State Circuits 28 3 (1993) 233-241
46. Damera-Venkata N., and Evans B.L. An automated framework for multicriteria optimization of analog filter designs. IEEE Trans. Circuits Syst.-II: Analog Digital Signal Process. 46 8 (1999) 981-990
47. Dharchoudhury A., and Kang S.M. An integrated approach to realistic worst-case design optimization of MOS analog circuits. IEEE/ACM Design Automation Conference (DAC). Anaheim, California (1992) 704-709
48. Antreich K., Eckmueller J., Graeb H., Pronath M., Schenkel F., Schwencker R., and Zizala S. WiCkeD. analog circuit synthesis incorporating mismatch. IEEE Custom Integrated Circuits Conference (CICC). Orlando, Florida (2000) 511-514
49. Mandal P., and Visvanathan V. CMOS op-amp sizing using a geometric programming formulation. IEEE Trans. Comput.-Aided Des. Integrated Circuits 20 1 (2001) 22-38
50. del Mar Hershenson M. Design of pipeline analog-to-digital converters via geometric programming. IEEE/ACM International Conference on Computer-Aided Design (ICCAD). San Jose, California (2002) 317-324
51. Dawson J.L., Boyd S.P., del Mar Hershenson M., and Lee T.H. Optimal allocation of local feedback in multistage amplifiers via geometric programming. IEEE Trans. Circuits Syst.-I: Fundam. Theor. Appl. 48 1 (2001) 1-11
52. Kim J., Lee J., Vandenberghe L., and Yang C.-K.K. Techniques for improving the accuracy of geometric-programming based analog circuit design optimization. IEEE/ACM International Conference on Computer-Aided Design (ICCAD). San Jose, California (2004) 863-870
53. Li X., Gopalakrishnan P., Xu Y., and Pileggi L.T. Robust analog/RF circuit design with projection-based posynomial modeling. IEEE/ACM International Conference on Computer-Aided Design (ICCAD). San Jose, California (2004) 855-862
54. Xu Y., Hsiung K.-L., Li X., Nausieda I., Boyd S., and Pileggi L. OPERA. OPtimization with Ellipsoidal uncertainty for Robust Analog IC design. IEEE/ACM Design Automation Conference (DAC). Anaheim, California (2005) 632-637
55. Daems W., Gielen G., and Sansen W. Simulation-based generation of posynomial performance models for the sizing of analog integrated circuits. IEEE Trans. Comput.-Aided Des. Integrated Circuits 22 5 (2003) 517-534
56. Vanderhaegen J.P., and Brodersen R.W. Automated design of operational transconductance amplifiers using reversed geometric programming. IEEE/ACM Design Automation Conference (DAC). San Diego, California (2004) 133-138
57. Ju Y.-C., Rao V.B., and Saleh R.A. Consistency checking and optimization of macromodels. IEEE Trans. Comput.-Aided Des. 10 8 (1991) 957-967
58. Mehrotra S., Franzon P., and Liu W. Stochastic optimization approach to transistor sizing for CMOS VLSI circuits. IEEE/ACM Design Automation Conference (DAC). San Diego, California (1994) 36-40
59. Styblinski M.A., and Opalski L.J. Algorithms and software tools for IC yield optimization based on fundamental fabrication Parameters. IEEE Trans. Comput.-Aided Des. 5 1 (1986) 79-89
60. Gielen G.G.E., Walscharts H.C.C., and Sansen W.M.C. Analog circuit design optimization based on symbolic simulation and simulated annealing. IEEE J. Solid-State Circuits 25 3 (1990) 707-713
61. Ochotta E.S., Rutenbar R.A., and Carley L.R. Synthesis of high-performance analog circuits in ASTRX/OBLX. IEEE Trans. Comput.-Aided Des. Integrated Circuits 15 3 (1996) 273-294
62. Medeiro F., Fernández F.V., Domínguez-Castor R., and Rodríguez-Vázquez A. A statistical optimization-based approach for automated sizing of analog cells. IEEE/ACM International Conference on Computer-Aided Design (ICCAD). San Jose, California (1994) 594-597
63. Yuan J., Farhat N., and Van der Spiegel J. GBOPCAD: a synthesis tool for high-performance gain-boosted opamp design. IEEE Trans. Circuits Syst.-I: Regular Pap. 52 8 (2005) 1535-1544
64. Ruiz-Amaya J., de la Rosa J., Fernández F.V., Medeiro F., del Río R., Pérez-Verdú B., and Rodríguez-Vázquez A. High-level synthesis of switched-capacitor switched-current and continuous-time Σ Δ modulators using SIMULINK-based time-domain behavioral models. IEEE Trans. Circuits Syst.-I: Regular Pap. 52 9 (2005) 1795-1810
65. Rijmenants J., Litsios J.B., Schwarz T.R., and Degrauwe M.G.R. ILAC: an automated layout tool for analog CMOS circuits. IEEE J. Solid-State Circuits 24 2 (1989) 417-425
66. Cohn J.M., Garrod D.J., Rutenbar R.A., and Carley L.R. KOAN/ANAGRAM II: new tools for device-level analog placement and routing. IEEE J. Solid-State Circuits 26 3 (1991) 330-342
67. Lampaert K., Gielen G., and Sansen W.M. A performance-driven placement tool for analog integrated circuits. IEEE J. Solid-State Circuits 30 7 (1995) 773-780
68. Malavasi E., Charbon E., Felt E., and Sangiovanni-Vincentelli A. Automation of IC layout with analog constraints. IEEE Trans. Comput.-Aided Des. Integrated Circuits 15 8 (1996) 923-942
69. Krasnicki M.J., Phelps R., Hellums J.R., McClung M., Rutenbar R.A., and Carley L.R. ASF. a practical simulation-based methodology for the synthesis of custom analog circuits. IEEE/ACM International Conference on Computer-Aided Design (ICCAD). San Jose, California (2001) 350-357
70. Zhang L., Raut R., Jiang Y., and Kleine U. Placement algorithm in analog-layout designs. IEEE Trans. Comput.-Aided Des. Integrated Circuits 25 10 (2006) 1889-1903
71. Back T., Hammel U., and Schwefel H.-P. Evolutionary computation: comments on the history and current state. IEEE Trans. Evol. Comput. 1 1 (1997) 3-17
72. Koza J.R. Genetic Programming. On the Programming of Computers by Means of Natural Selection (1992), Bradford Book, Cambridge, MA
73. Price K.V., Storn R.M., and Lampinen J.A. Differential Evolution. A Practical Approach to Global Optimization (2005), Springer, Berlin, Germany
74. Nam D., Seo Y.D., Park L.-J., Park C.H., and Kim B. Parameter optimization of an on-chip voltage reference circuit using evolutionary programming. IEEE Trans. Evol. Comput. 5 4 (2001) 414-421
75. Vaz B., Paulino N., Goes J., Costa R., Tavares R., and Steiger-Garção A. Design of low-voltage CMOS pipelined ADC's using 1 pico-Joule of energy per conversion. IEEE International Symposium on Circuits and Systems (ISCAS), vol. 1. Phoenix, Arizona (2002) 921-924
76. Wolfe G., and Vemuri R. Extraction and use of neural network models in automated synthesis of operational amplifiers. IEEE Trans. Comput.-Aided Des. Integrated Circuits 22 2 (2003) 198-212
77. Alpaydi{dotless}n G., Balki{dotless}r S., and Dündar G. An evolutionary approach to automatic synthesis of high-performance analog integrated circuits. IEEE Trans. Evol. Comput. 7 3 (2003) 240-252
78. Ramos J., Francken K., Gielen G.G.E., and Steyaert M.S.J. An efficient fully parasitic-aware power amplifier design optimization tool. IEEE Trans. Circuits Syst.-I: Regular Pap. 52 8 (2005) 1526-1534
79. Chu M., and Allstot D.J. Elitist nondominated sorting genetic algorithm based RF IC optimizer. IEEE Trans. Circuits Syst.-I: Regular Pap. 52 3 (2005) 535-545
80. Maulik P.C., Carley L.R., and Rutenbar R.A. Integer programming based topology selection of cell-level analog circuits. IEEE Trans. Comput.-Aided Des. Integrated Circuits 14 4 (1995) 401-412
81. Fung A.H., Lee B.W., and Sheu B.J. Self-reconstructing technique for expert system-based analog IC designs. IEEE Trans. Circuits Syst. 36 2 (1989) 318-321
82. El-Turky F., and Perry E.E. BLADES: An artificial intelligence approach to analog circuit design. IEEE Trans. Comput.-Aided Des. 8 6 (1989) 680-692
83. Toumazou C., and Makris C.A. Analog IC design automation: Part I-automated circuit generation: new concepts and methods. IEEE Trans. Comput.-Aided Des. Integrated Circuits 14 2 (1995) 218-238
84. Ning Z.-Q., Mouthaan T., and Wallinga H. SEAS. a simulated evolution approach for analog circuit synthesis. IEEE Custom Integrated Circuits Conference (CICC). San Diego, California (1991) 5.2.1-5.2.4
85. McConaghy T., Palmers P., Gielen G., and Steyaert M. Simultaneous multi-topology multi-objective sizing across thousands of analog circuit topologies. IEEE/ACM Design Automation Conference (DAC). San Diego, California (2007) 944-947
86. Eeckelaert T., Schoofs R., Gielen G., Steyaert M., and Sansen W. Hierarchical bottom-up analog optimization methodology validated by a delta-sigma A/D converter design for the 802.11a/b/g Standard. IEEE/ACM Design Automation Conference (DAC). San Francisco, California (2006) 25-30
87. Tang H., and Doboli A. High-level synthesis of Δ Σ modulator topologies optimized for complexity, sensitivity, and power consumption. IEEE Trans. Comput.-Aided Des. Integrated Circuits 25 3 (2006) 597-607
88. Francken K., and Gielen G.G.E. A high-level simulation and synthesis environment for Δ Σ modulators. IEEE Trans. Comput.-Aided Des. Integrated Circuits 22 8 (2003) 1049-1061
89. Achyuthan A., and Elmasry M.I. Mixed analog/digital hardware synthesis of artificial neural networks. IEEE Trans. Comput.-Aided Des. Integrated Circuits 13 9 (1994) 1073-1087
90. Horta N.C., and Franca J.E. Algorithm-driven synthesis of data conversion architectures. IEEE Trans. Comput.-Aided Des. Integrated Circuits 16 10 (1997) 1116-1135
91. Antoa B.A.A., and Brodersen A.J. ARCHGEN: automated synthesis of analog systems. IEEE Trans. VLSI Syst. 3 2 (1995) 231-244
92. Chang H., Charbon E., Choudhury U., Demir A., Felt E., Liu E., Malavasi E., Sangiovanni-Vincentelli A., and Vassiliou I. A Top-Down, Constraint-Driven Design Methodology for Analog Integrated Circuits (1996), Kluwer Academic Publishers, Dordrecht
93. Martens E., and Gielen G. Top-down heterogeneous synthesis of analog and mixed-signal systems. IEEE/ACM Design, Automation and Test in Europe (DATE). Munich, Germany (2006) 275-280
94. Lauwers E., and Gielen G. Power estimation methods for analog circuits for architectural exploration of integrated systems. IEEE Trans. VLSI Syst. 10 2 (2002) 155-162
95. Doboli A., Dhanwada N., Nunez-Aldana A., and Vemuri R. A two-layer library-based approach to synthesis of analog systems from VHDL-AMS specifications. ACM Trans. Des. Automat. Electron. Syst. 9 2 (2004) 238-271
96. Haigh D.G., Tan F.Q., and Papavassiliou C. Systematic synthesis of active-RC circuit building-blocks. Analog Integrated Circuits Signal Process. 43 3 (2005) 297-315
97. Oehler P., Grimm C., and Waldschmidt K. A methodology for system-level synthesis of mixed-signal applications. IEEE Trans. VLSI Syst. 10 6 (2002) 935-942
98. Lohn J.D., and Colombano S.P. A circuit representation technique for automated circuit design. IEEE Trans. Evol. Comput. 3 3 (1999) 205-219
99. Bruccoleri F., Klumperink E.A.M., and Nauta B. Generating All two-MOS transistor amplifiers leads to new wide-band LNAs. IEEE J. Solid-State Circuits 36 7 (2001) 1032-1040
100. Klumperink E.A.M., and Nauta B. Systematic comparison of HF CMOS Transconductors. IEEE Trans. Circuits Systems-II: Analog Digital Signal Process. 50 10 (2003) 728-741
101. Sripramong T., and Toumazou C. The invention of CMOS amplifiers using genetic programming and current-flow analysis. IEEE Trans. Comput.-Aided Des. Integrated Circuits 21 11 (2002) 1237-1252
102. De Man H., Rabaey J., Vanhoof J., Goossens G., Six P., and Claesen L. CATHEDRAL-II-a computer-aided synthesis system for digital signal processing VLSI systems. IEE Comput.-Aided Eng. J. 5 2 (1988) 55-66