Elitist nondominated sorting genetic algorithm based RF IC optimizer

IEEE Transactions on Circuits and Systems I: Regular Papers

Volumn 52, Issue 3, 2005, Pages 535-545

  Chu, Min ^a   Allstot, David J ^a  

^a University of Washington   (United States)

Author keywords

Elitist nondominated sorting genetic algorithm (ENSGA); Low noise amplifier (LNA); Mixer; Pareto optimal front; Quadrature voltage controlled oscillator (QVCO); Radio frequency integrated circuit (RFIC) synthesis

Indexed keywords

AMPLIFIERS (ELECTRONIC); COMPUTER SIMULATION; GENETIC ALGORITHMS; MONTE CARLO METHODS; OPTIMIZATION; SEMICONDUCTING SILICON COMPOUNDS; SENSITIVITY ANALYSIS; VARIABLE FREQUENCY OSCILLATORS;

ELITIST NONDOMINATED SORTING GENETIC ALGORITHM (ENSGA); LOW NOISE AMPLIFIER (LNA); PARETO OPTIMAL FRONT; QUADRATURE VOLTAGE CONTROLLED OSCILLATOR; RADIO FREQUENCY INTEGRATED CIRCUIT;

CMOS INTEGRATED CIRCUITS;

EID: 16344383877     PISSN: 10577122     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCSI.2004.842427     Document Type: Article

References (25)

1. B. Razavi, RF Microelectronics. Upper Saddle River, NJ: Prentice-Hall, 1998.
2. B. De Smedt and G. G. E. Gielen, "WATSON: A multi-objective design space exploration tool for analog and RFIC design," in Proc. IEEE Custom Integrated Circuits Conf., 2002, pp. 31-34.
3. B. De Smedt and G. G. E. Gielen, "WATSON: Design space boundary exploration and model generation for analog and RFIC design," IEEE Trans. Computer-Aided Design, vol. 22, no. 2, pp. 213-224, Feb. 2003.
4. J. Park, K. Choi, and D. J. Allstot, "Parasitic-aware design and optimization of a fully integrated CMOS wideband amplifier," in Proc. Asia South Pacific Design Automation Conf., 2003, pp. 904-907.
5. B. M. Ballweber, R. Gupta, and D. J. Allstot, "A fully integrated 0.5-5.5 GHz CMOS distributed amplifier," IEEE J. Solid-State Circuits, vol. 35, no. 2, pp. 231-239, Feb. 2000.
6. R. Gupta and D. J. Allstot, "Parasitic-aware design and optimization of CMOS RF integrated circuits," in Proc. IEEE RF IC Symp., 1998, pp. 325-328.
7. K. Choi, J. Park, and D. J. Allstot, Parasitic-Aware Optimization of CMOS RF Circuits. Boston, MA: Kluwer., 2003.
8. C. R. C. De Ranter, G. Van der Plas, M. S. J. Steyaert, G. G. E. Gielen, and W. M. C. Sansen, "CYCLONE: Automated design and layout of RF LC oscillators," IEEE Trans. Computer-Aided Design, vol. 21, no. 10, pp. 1161-1170, Oct. 2002.
9. K. Deb, Multi-Objective Optimization Using Evolutionaty Algorithms New York: Wiley, 2001.
10. J. Horn, N. Nafpliotis, and D. E. Goldberg, "A niched Pareto genetic algorithm for multi-objective optimization," in Proc. IEEE Conf. Evolutionary Computing, 1994, pp. 82-87.
11. J. Holland, Adaptation in Natural and Artificial Systems: An Introduction Analysis with Applications to Biology, Control, and Artificial Intelligence. Ann Arbor, MI: Univ. of Michigan Press, 1992.
12. D. E. Goldberg, K. Deb, and J. H. Clark, "Genetic algorithms, noise, and the sizing of populations," Illinois Genetic Algorithms Laboratory, IL, Tech. Rep., 1992.
13. M. Sakawa, Genetic Algorithms and Fuzzy Multiobjective Opimization Boston, MA: Kuwer, 2002.
14. J. Smith and T. C. Fogarty, "An adaptive poly parental recombination strategy," in Proc. Evolutionary Computing, AISB Workshop, 1995, pp. 48-61.
15. N. Srinivas and K. Deb, "Multiobjective optimization using nondominated sorting in genetic algorithms," Evol. Comp. J., vol. 2, pp. 221-248, 1995.
16. K. Deb, A. Pratap, S. Agarwal, and T. Meyarivan, "A fast and elitist multi-objective genetic algorithm: NSGA-II," IEEE Trans. Evol. Comput., vol. 6, no. 2, pp. 182-197, Apr. 2002.
17. G. Stehr, H. Graeb, and K. Antreich, "Performance tradeoff analysis of analog circuits by normal-boundary intersection," in Proc. IEEE Design Automation Conf., 2003, pp. 958-963.
18. R. T. Marler and J. S. Arora, "Survey of multi-objective optimization methods for engineering," Struct. Multidiscip. Optim. J., vol. 26, no. 6, pp. 369-395, 2004.
19. D. J. Allstot, X. Li, and S. Shekhar, "Design considerations for CMOS low-noise amplifiers," in Proc. RF IC Symposium, 2004, pp. 97-100.
20. B. Razavi, Design of Integrated Circuits for Optical Communications Boston, MA: McGraw-Hill, 2003.
21. P. Andreani, "A low-phase-noise low-phase-error 1.8 GHz quadrature CMOS VCO," in Proc. IEEE Int. Solid-State Circuits Conf., 2002, pp. 290-291.
22. M. Chu, "A fully integrated quadrature LC oscillator for applications in the unlicensed national information-infrastructure frequency band," M.S.E.E. thesis, Univ. of Washington, Seattle, 2002.
23. J.-H. Chang, Y.-S. Youn, M.-Y. Park, and C.-K. Kim; "A new 6-GHz fully integrated low power low noise CMOS LC quadrature VCO," in Proc. IEEE RFIC Symp., 2003, pp. 307-310.
24. D. Ham and A. Hajimiri, "Concepts and methods in optimization of integrated LC VCOs," IEEE J. Solid-State Circuits, vol. 36, no. 6, pp. 896-909, Jun. 2001.
25. K. Kundert. Accurate and rapid measurement of IP2 and IP3. [Online]. Available: www.designers-guide.com