Simultaneous multi-topology multi-objective sizing across thousands of analog circuit topologies

Proceedings - Design Automation Conference

Volumn , Issue , 2007, Pages 944-947

  McConaghy, Trent ^a   Palmers, Pieter ^a   Gielen, Georges ^a   Steyaert, Michiel ^a  

^a UNIVERSITY OF LEUVEN   (Belgium)

Author keywords

Analog; Computer aided design; Integrated circuits; Mixed signal

Indexed keywords

ALGORITHMS; COMPUTER AIDED DESIGN; ELECTRIC NETWORK TOPOLOGY; HIERARCHICAL SYSTEMS; OPERATIONAL AMPLIFIERS; OPTIMIZATION; POPULATION STATISTICS;

AMPLIFIER TOPOLOGIES; INTEGRATED CIRCUIT ANALYSIS; MIXED SIGNAL ANALYSIS; MULTI OBJECTIVE EVOLUTIONARY ALGORITHM; PERFORMANCE TRADEOFF;

ANALOG CIRCUITS;

EID: 34547250191     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DAC.2007.375300     Document Type: Conference Paper

References (23)

1. B.A.A. Antao, A.J. Brodersen, "ARCHGEN: Automated Synthesis of Analog Systems", IEEE Trans. VLSI 3(2), June 1995, pp. 231-244
2. E. Berkcan et al, "Analog Compilation Based on Successive Decompositions," Proc. DAC, 1988, pp. 369-375
3. T.R. Dastidar et al, "A Synthesis System for Analog Circuits Based on Evolutionary Search and Topological Reuse," IEEE Trans. Ev. Comp. 9(2), April 2005, pp. 211-224
4. B. De Smedt and G. Gielen, "WATSON: Design Space Boundary Exploration and Model Generation for Analog and RFIC Design," IEEE Trans. CAD 22(2), 2003, pp. 213-224
5. K. Deb et al., "A Fast and Elitist Multi-Objective Genetic Algorithm: NSGA-II," IEEE Trans. Ev. Comp. 6(2), 2002
6. P. Drennan et al., "Implications of Proximity Effects for Analog Design", Proc. CICC, 2006
7. T. Eeckelaert et al, "An Efficient Methodology for Hierarchical Synthesis of Mixed-Signal Systems with Fully Integrated Building Block Topology Selection," Proc. DATE, 2007
8. F.M. El-Turky, R.A. Nordin, "BLADES: An Expert System For Analog Circuit Design," Proc. ISCAS, 1986, pp.552- 555
9. R. Harjani et al., "OASYS: A Framework for Analog Circuit Synthesis," IEEE Trans. CAD 8(12), pp. 1247-1266, 1992
10. G.S. Hornby, "ALPS: The Age-Layered Population Structure for Reducing the Problem of Premature Convergence," Proc. Genetic and Ev. Comp. Conf. (GECCO), 2006, pp. 815-822
11. H.Y. Koh et al, "OPASYN: A Compiler for CMOS Operational Amplifiers," IEEE Trans. CAD vol. 9, Feb 1990
12. J.R. Koza et al. Genetic Programming IV. Kluwer, 2003
13. W. Kruiskamp and D. Leenaerts, "DARWIN: CMOS Opamp Synthesis by Means of a Genetic Algorithm", DAC, 1995
14. P.C. Maulik et al., "Integer Programming Based Topology Selection of Cell Level Analog Circuits", IEEE Trans. CAD 14(4), April 1995
15. T. McConaghy and G. Gielen, "Genetic Programming in Industrial Analog CAD: Applications and Challenges", Genetic Programming Theory and Practice III, Riolo et al, eds, Springer, 2005, ch. 19
16. Z. Ning et al, "SEAS: A Simulated Evolution Approach for Analog Circuit Synthesis," Proc. CICC, 1991
17. B. Razavi, Design of Analog CMOS Integrated Circuits. McGraw-Hill, 2000
18. R.A. Rutenbar, G.E. Gielen, and B.A. Antao, eds., Computer-Aided Design of Analog Integrated Circuits and Systems, IEEE Press, Piscataway, 2002
19. A.H. Shah et al, "High-Performance CMOS-Amplifier Design Uses Front-To-Back Analog Flow," EDN, Oct, 2002
20. T. Sripramong and C. Toumazou, "The Invention of CMOS Amplifiers Using Genetic Programming and Current-Flow Analysis," IEEE Trans. CAD 21(11), 2002, pp. 1237-1252
21. K. Swings et al, "HECTOR: a Hierarchical Topology-Construction Program for Analog Circuits Based on a Declarative Approach to Circuit Modeling," CICC, 1991
22. S. Tiwary et al, "Generation of Yield-Aware Pareto Surfaces for Hierarchical Circuit Design Space Exploration," Proc. DAC, 2006, pp. 31-56
23. C. Toumazou et al, "ISAID - A Methodology for Automated Analog IC Design," Proc. ISCAS, vol. 1, 1990, pp. 531-555.