GBOPCAD: A synthesis tool for high-performance gain-boosted opamp design

IEEE Transactions on Circuits and Systems I: Regular Papers

Volumn 52, Issue 8, 2005, Pages 1535-1544

  Yuan, Jie ^a   Farhat, Nabil ^a   Van der Spiegel, Jan ^a  

^a UNIVERSITY OF PENNSYLVANIA   (United States)

Author keywords

Doublet; Equation based; Gain boost; Gain boosted opamp computer aided design (GBOPCAD); Global optimum; High speed opamp; Opamp synthesis; Sample hold (S H) front end; Simulated annealing (SA); Stability

Indexed keywords

ANALOG TO DIGITAL CONVERSION; BANDWIDTH; CMOS INTEGRATED CIRCUITS; COMPUTER AIDED DESIGN; ELECTRIC NETWORK SYNTHESIS; OPTIMIZATION; POLES AND ZEROS; SIGNAL TO NOISE RATIO; SIMULATED ANNEALING;

GAIN BOOST; GAIN BOOSTED OPAMP COMPUTER AIDED DESIGN (GBOPCAD); OPAMP SYNTHESIS;

OPERATIONAL AMPLIFIERS;

EID: 26444432263     PISSN: 10577122     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCSI.2005.851718     Document Type: Article

References (19)

1. G. Gielen and R. A. Rutenbar, "Computer-aided design of analog and mixed-signal integrated circuits," Proc. IEEE, vol. 88, no. 12, pp. 1825-1854, Dec. 2000.
2. S. Y. Chuan and T. Sculley, "A digitally self-calibrating 14-bit 10-MHz CMOS pipelined A/D converter," IEEE J. Solid-State Circuits, vol. 37, no. 6, pp. 674-683, Jun. 2002.
3. S. M. Jamal and D. Fu, "A 10-b 120-Msample/s time-interleaved analog-to-digital converter with digital background calibration," IEEE J. Solid-State Circuits, vol. 37, no. 12, pp. 1618-1627, Dec. 2002.
4. Z. Tao and M. Keramat, "A 10-bit 100-MS/s 50 mW CMOS A/D converter," in Proc. IEEE MidWest Symp. Circuits and Systems, vol. 1, Aug. 2000, pp. 48-51.
5. K. Bult and G. Geelen, "A fast-settling CMOS Op Amp for SC circuits with 90-dB dc gain," IEEE J. Solid-State Circuits, vol. 25, no. 12, pp. 1379-1384, Dec. 1990.
6. B. J. Hosticka, "Improvement of the gain MOS amplifiers," IEEE J. Solid-State Circuits, vol. 14, no. 12, pp. 1111-1114, Dec. 1979.
7. B. Y. Kamath, R. G. Meyer, and P. R. Gray, "Relationship between frequency response and settling time of operational amplifiers," IEEE J. Solid-State Circuits, vol. SC-9, no. 12, pp. 347-352, Dec. 1974.
8. D. Fandre and A. Viviani, "Improved synthesis of gain-boosted regulated-Cascode CMOS stages using symbolic analysis and gm/ID methodology," IEEE J. Solid-State Circuits, vol. 32, no. 7, pp. 1006-1012, Jul. 1997.
9. M. Das, "Improved design criteria of gain-boosted CMOS OTA with high-speed optimizations," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 49, no. 3, pp. 204-297, Mar. 2002.
10. W. Kruiskamp and D. Leenaerts, "DARWIN: CMOS opamp synthesis by means of a genetic algorithm," in Proc. 32nd ACM/IEEE Design Automation Conf., 1995, pp. 433-439.
11. M. del Mar Hershenson and S. Boyd, "GPCAD: A tool for CMOS op-amp synthesis," in Proc. IEEE/ACM Int. Conf. CAD, Nov. 1998, pp. 296-303.
12. M. Degranwe et al., "IDAC: An interactive design tool for analog CMOS circuits," IEEE J. Solid-State Circuits, vol. SC-22, no. 12, pp. 1106-1116, Dec. 1987.
13. R. Harjani, R. Rutenbar, and L. Carley, "OASYS: A framework for analog circuit synthesis," IEEE Trans Computer Aided Des. Integr. Circuits Syst., vol. 8, no. 12, pp. 1247-1266, Dec. 1989.
14. H. Koh, C. Sequin, and P. Gray, "OPASYN: A compiler for CMOS operational amplifiers," IEEE Trans Computer Aided Des. Integr. Circuits Syst., vol. 9, no. 2, pp. 113-125, Feb. 1990.
15. W. Nye et al., "DELIGHT.SPICE: An optimization-based system for the design of integrated circuits," IEEE Trans Computer Aided Des. Integr. Circuits Syst., vol. 7, no. 4, pp. 501-518, Apr. 1988.
16. E. Ochotta and L. Carley, "Synthesis of high-performance analog circuits in ASTRX/OBLX," IEEE Trans Computer Aided Des. Integr. Circuits Syst., vol. 15, no. 3, pp. 273-294, Mar. 1996.
17. F. Medeiro et al., "A statistical optimization-based approach for automated sizing of analog cells," Proc. IEEE ICCAD, pp. 594-597, 1994.
18. R. Rutenbar, "Simulated annealing algorithms: An overview," IEEE Circuits Dev. Mag., vol. 5, no. 1, pp. 19-26, Jan. 1989.
19. D. Johns and K. Martin, Analog Integrated Circuit Design. New York: Wiley, 1997.