Synthesis of high-performance analog circuits in ASTRX/OBLX

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 15, Issue 3, 1996, Pages 273-294

  Ochotta, Emil S ^a,b   Rutenbar, Rob A ^a   Richard Carley, L ^a  

^a CARNEGIE MELLON UNIVERSITY   (United States)

^b XILINX INC   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ANALOG TO DIGITAL CONVERSION; APPLICATION SPECIFIC INTEGRATED CIRCUITS; COMPUTER AIDED DESIGN; COMPUTER SIMULATION; ELECTRIC NETWORK TOPOLOGY; OPERATIONAL AMPLIFIERS; PROBLEM SOLVING; SCHEMATIC DIAGRAMS; SIMULATED ANNEALING;

ANALOG CIRCUIT SYNTHESIS; ANALOG CIRCUIT TOPOLOGY; ANALOG SYNTHESIS BENCHMARKS; ASYMPTOTIC WAVEFORM EVALUATION; CENTRAL PROCESSING UNIT; NONLINEAR DEVICE SIMULATION;

ELECTRIC NETWORK SYNTHESIS;

EID: 0030107342     PISSN: 02780070     EISSN: None     Source Type: Journal    
DOI: 10.1109/43.489099     Document Type: Article

References (62)

1. R. Harjani, "OASYS: A framework for analog circuit synthesis." Ph.D. dissertation, Carnegie Mellon University, Pittsburgh, PA, 1989.
2. P. G. Gray, "Analog IC's in the submicron era: Trends and perspectives," IEEE 1EDM Dig. Tech. Papers, pp. 5-9, 1987.
3. R- K. Brayton, A. I,. Sangiovanni-Vincentelli, and G. D. Hachtel, "Multilevel logic synthesis." I'mc. lt£E, vol. 78, pp. 264-300. Feb. 1990.
4. E. S. Kuh and T. Ohtsuki, "Recent advances in VLSI layout," Proc. IEEE, vol. 78, pp. 237-263, Feb. 1990.
5. G. Gielcn, H. C. Walscharts, and W. C. Sansen, "Analog circuit design optimization based on symbolic simulation and siroulated annealing," IEEE J. Solid-State Circuits, vol. 25, pp. 707-713, June 1990.
6. H. Y. Koh, C. H. Sequin, and P. R. Gray, "OPASYN: A compiler for MOS operational amplifiers," IEEE Trans. Computer-Aided Design. vol. 9, 113-125, Feb. 1990.
7. M. G. R. DeGrauwe, B. L. A. G. Goffart, C. Meixenberger, M. L. A. Pierre, J. B. Litsios, J. Rijmenants, O. J. A. P. Nys, E. Dijkstra, B. Joss, M. K. C. M. Meyvaert, T. R. Schwarz, and M. D. Pardoen, "Toward an analog system design environment," IEEE J. Solid-Stale Circuits, vol. 24, pp. 659-672, June 1989.
8. M. G. R. DeGrauwe, O. Nys, E. Dijkstra, J. Rijmenants, S. Bitz, B. L. A. G. Goffart, E. A. Vittoz, S. Cserveny, C. Meixenberger, G. van der Stappen, and H. J. Oguey, "IDAC: An interactive design tool for analog CMOS circuits," IEEE J. Solid-State Circuits, vol. SC-22, pp. 1106-1116, Dec. 1987.
9. F. El-Turky and E. E. Perry, "BLADES: An artificial intelligence approach to analog circuit design," IEEE Trans, Computer-Aided Design, vol. 8, pp. 680-691, June 1989.
10. R. Harjani, R. A. Rutenbar, and L. R. Carley, "OASYS: A framework for analog circuit synthesis," IEEE Trans. Computer Aided-Design, vol. 8, pp. 1247-1266, Dec. 1989.
11. B. J. Sheu, A. H. Fung, and Y. Lai, "A knowledge-based approach to analog 1C design," IEEE Trans. Circuit Syst., vol. 35. pp. 256-258, 1988.
12. E. Berkcan, M. d'Abreu, and W. Laughton, "Analog compilation based on successive decompositions," in Proc. 25th ACM/IEEE Design Automation Conf., 1988, pp. 369-375.
13. E. S. Ochotta. "The OASYS virtual machine: Formalizing the OASYS analog synthesis framework," M.S. thesis. Rep. #89-25, Carnegie Mellon University, Pittsburgh, PA, Mar. 1989.
14. .1. P. Harvey, M. I. Elmasry, and B. Leung, "STAIC: An interactive framework for synthesizing CMOS and BiCMOS analog circuits," IEEE Trans. Computer-Aided Design, vol. 12, pp. 1402-1418. Nov. 1992.
15. J. Jongsma, C. Meixenberger, B. Goffart, J. Litsios, M. Pierre, S. Seda, G. Hi Domenico, P. Deck, L. Menevaut, and M. Dcgrauwc, "An open design tool for analog circuits," in Proc. IEEE Int. Svmp. Circuits Syst., June 1991, pp. 2000-2003.
16. P. C. Maulik, L. R. Carley. and R. A. Rutenbar. "A mixed-integer nonlinear programming approach to analog circuit synthesis," in Proc. Design Automation Conf.. June 1992, pp. 693-703.
17. H. Onodera, H, Kanbara, and K. Tamaru, "Operational-amplifier com pilation with performance optimization," IEEE J. Solid-Slate Circuits, vol. 25, pp 466 473, Apr. 1990.
18. C. Toumazou, C. A. Makris, and C. M. Berrah. "ISAID-A methodology for automated analog 1C design," in Proc, IEEE Int. Svmp. Circuits Syst.. 1990. pp. 531-533.
19. S. Seda, M. DeGrauwe, and W. Fichtner, "Lazy-expansion of symbolic expression approximation in SYNAP," in Proc. IEEE/ACM Int. Conf. CAD, Nov. 1992, pp. 310-317.
20. G. Gielen, H. C. Walscharts, and W. C. Sansen, "ISAAC: A symbolic simulation for analog integrated circuits," IEEE J. Solid-State Circuits, vol. 24, pp. 1587-1597, Dec. 1989.
21. Q. Yu and C. Sechen, "Approximate symbolic analysis of large analog integrated circuits." in Proc. IEEE Int. Conf. CAD, Nov. 1994, pp. 664-672.
22. P. Wambacq, F. V. Fcrnandcz. G. Gielen. and W. Sansen, "Efficient symbolic computation of approximated small-signal characteristics," in Proc. Custom Integrated Circuits Conf., vol. 21. no. 5, May 1994, PP. 1-4.
23. B. Sheu, J. H. Shieh, and M. Patil, "BSIM: Berkeley short-channel IGFET model for MOS transistors." IEEE J. Solid-State Circuits, vol. SC-22, pp. 558-566, Aug. 1987.
24. B. Johnson, T. Quarles, et al, "SPICE version 3e user's manual," Univ. California, Berkeley, Tech. Rep., Apr. 1991.
25. R. A. Rohrer, "Fully automatic network design by digital computer, preliminary considerations," Proc. IEEE, vol. 55, pp. 1929-1939, Nov. 1967.
26. W. Nye, D. C. Riley, A. Sangiovanni-Vincentelli, and A. L. Tits, "DELIGHT.SPICK: An optimization-based system for the design of integrated circuits," IEEE Trans. Computer-Aided Design, vol. 7, pp. 501-518, Apr. 1988.
27. J.-M. Shyn and A. Sangiovanni-Vincentelli, "ECSTASY: A new environment for 1C design optimization," in Proc. IEEE Int. Conf. CAD, Nov. 1988, pp. 484-487.
28. D. E. Hocevar, R. Arora, U. Dasgupta, S. Dasgupta, N. Subramanyam, and S. Kashyap, "A usable circuit optimizer for designers," in Proc. IEEE Int. Conf. .CAD, Nov. 1990, pp. 290-293.
29. L. Nagle and R. Rohrer, "Computer analysis of nonlinear circuits, excluding radiation (CANCER)," IEEE.I. Solid-Stale Circuits, vol. SC-6, pp. 166-182, Aug. 1971.
30. L. Nagle, "SPICE2: A computer program to simulate semiconductor circuits," Univ. California, Berkeley, Memo. UCB/ERL-M520, May-1975.
31. W. Nye et al., "DEL1GHT.SP1CE user's guide," Dept. EECS, Univ. California, Berkeley, May 1984.
32. E. S. Ochotta, R. A. Kutenbar, and L. K. Carley, "Equation-free synthesis of high-performance linear analog circuits," in Proc. Brown/MIT Adv. Res. VLSI and Parallel Syst. Providence, RI: MIT, Mar. 1992, pp. 129-143.
33. E. S. Ochotta, "Synthesis of high-performance analog cells in AS-TRX/OBLX," Ph.D. dissertation. Carnegie Mellon University. Pittsburgh, PA, Feb. 1994.
34. E. S. Ochotta. L. R. Carley, and R. A. Rutenbar, "Analog circuit
35. synthesis for large, realistic cells: Designing a pipelined A/D converter wilh ASTRX/OBLX," in Proc. Custom Integrated Circuits Co/, vol. 15, no. 4, May 1994, pp. 1-4.
36. E. S. Ochotla, R. A. Rutenbar, and L. R. Carley, "ASTRX/OBLX: Tools for rapid synthesis of high-performance analog circuits," in Proc. IEEE/ACM Design Automation Conf., June 1994, pp. 24-30.
37. F. Medeiro, F. V, Fernandez, R. Dominguez-Castro, and A. Rodriguez-Vazquez., ''A statistical optimization-based approach for automated sizing of analog circuits," in Proc. IEEE Int. Conf. CAD, Nov. 1994, pp. 594-597.
38. T. Mukherjee. L. R. Carley, and R. A. Rutenbar, "Synthesis of manufacturable analog circuits," in Proc. IEEE InJ. Conf. CAD, Nov. 1994, pp. 586-593.
39. L. T. Pillage and R. A. Rohrer, "Asymptotic waveform evaluation for timing analysis," IEEE Trans. Computer-Aided Design, vol. 9, pp. 352-366, Apr. 1990.
40. V. Raghavan, R. A. Rohrer, M. M. Alabeyi, J. E. Bracken, J. Y. Lee, and L. T. Pillage, "AWE inspired," in Proc. IEEE Custom Integrated Circuits Conf., vol. 18, May 1993, pp. 1-8.
41. S. Kirkpatrick, C. D. Gelatt, and M. P. Vecchi, "Optimization by simulated annealing," Science, vol. 220, no. 4598, pp. 671-680, May 13, 1983.
42. F. Romeo and A. Sangiovanni-Vincintelli, "A theoretical framework for simulated anasulmg," Algorithmica, vol. 6. pp. 302-345, 1991.
43. J. M. Cohn. D. J. Garrod. R. A. Rutenbar, and L. R. Carley, "KOAN/ANAGRAM II: New tools for device-level analog placement and routing," IEEE J. Solid-State Circuits, vol. 26, pp. 330-342, Mar. 1991.
44. J. Lam and J. M. Delosme, "Performance of a new annealing schedule," in Proc. 25th ACM/IEEE Design Automation Conf., 1988, pp. 306-311.
45. G. W. Rhyne and M. B. Steer, '"Comments on 'Simulation of nonlinear circuits in the frequency domain," IEEE Trans. Computer-Aided Design. vol. 8, pp. 927 928, Aug. 1989.
46. [451 K. S. Kunden and A. Sangiovanni-Vincentelli, "Reply to: Comments on 'Simulation of nonlinear circuits in the frequency domain,'" IEEE Trans. Computer-Aided Design, vol. 8, pp. 928-929, Aug. 1989.
47. A. V. Aho, R. Sethi, and J. D. Ullman, Compilers: Principles, Techniques, anil Tools. Reading, MA: Addison-Wesley, 1987.
48. J. Vlach and K. Singal. Computer Methods for Circuit Analysis and Design. Princeton, NJ: van Nostrand Reinhold, 1983.
49. N. Metropolis, A. W. Rosenbluth, M. N. Rosenbluth, and A. H. Teller. "Equation of state calculations by fast computer machines," J. Chem. Phys., vol. 21, p. 1087, 1953.
50. S. Hustin and A. Sangiovanni-Vincentelli. "TIM, a new standard cell placement program based on the simulated annealing algorithm," pre sented at the IEEF. Physical Design Workshop on Placement and Floorplanning. Hilton Head, SC, Apr. 1987.
51. D. Vanderbilt and G. Louie, "A Monte Carlo' simulated annealing approach to optimization over continuous variables," J. Comput. Phys.. vol. 56, pp. 259-271. 1984.
52. G. L. Bilbro and W. E. Snyder, "Optimization of functions wiüi many minima," IEEE Trans. Syst., Man, Cybern., vol. 21, pp. 840-849. July/Aug. 1991.
53. S. B. Cielfand and S. K. Muter, "Simulated annealing type algorithms for multivariate optimization." Algorilhmica, vol. 6, pp. 419-436, 1991.
54. W. Swartz and C. Sechen, "New algorithms for the placement and routing of macrocells." in Proc. IEEE Int. Conf. CAU, Nov. 1990, pp. 336-339.
55. C. Sechen and K. Lee, "An improved simulated annealing algorithm for row-based placement," in Proc. IEEE/ACM Int. Conf. CAU, 1987, pp. 478-481.
56. M. J. D. Powcll, "A view of minimization algorithms that do not require derivatives," ACM Trans. Math Software, pp. 197-107, 1975.
57. B. R. Stanisic, R. A. Rutenbar, and L. R. Carley, "Mixed signal noise-decoupling via simultaneous power distribution design and cell customization in rail," in Proc. Custom Integrated Circuits Conf.. vol. 24, no. 2, May 1994, pp. 1-4.
58. E. S. Ochotta, "User's Guide to ASTRX/OBLX," ECE Dept., Carnegie Mellon University, Pittsburgh, PA, Rep. CAD 94-36. July 1994.
59. HSPICE manual, Metasoft Corp.. 1990.
60. H. K. Gummel and H. C. Poon, "An integral charge control model of bipolar transistors," Bell Syvt. Tech. J., pp. 827-851, May 1970.
61. K. Nakamura and L. R. Carley. "A current based positive feedback technique for efficient cascode bootstrapping," in Proc. VLSI Circuits Symp.. June 1991, pp. 107-108.
62. J. Shao and R. Hariani, "Macromodeling of analog circuits for hierarchical circuit design," in Proc. 1994 IEEE Int. Conf. CAD, Nov. 1994, pp. 656-663.