Cyclone: Automated design and layout of RF LC-oscillators

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 21, Issue 10, 2002, Pages 1161-1170

  De Ranter, Carl R C ^a,b,c   Van Der Plas, Geert ^a,b   Steyaert, Michiel S J ^a,b   Gielen, Georges G E ^a,b   Sansen, Willy M C ^a,b  

^a IEEE   (United States)

^b Katholieke Universiteit Leuven   (Belgium)

^c RF Magic   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

GAIN CELL TRANSISTORS; SOFTWARE PACKAGE BSIM3; SOFTWARE PACKAGE CYCLONE; VARACTOR DIODE;

CALCULATIONS; CMOS INTEGRATED CIRCUITS; COMPUTER SIMULATION; INTEGRATED CIRCUIT LAYOUT; MOSFET DEVICES; OPTIMIZATION; VARACTORS;

OSCILLATORS (ELECTRONIC);

EID: 0036810730     PISSN: 02780070     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCAD.2002.802267     Document Type: Article

References (31)

1. J. Craninckx and M. Steyaert, "A fully integrated spiral-LC CMOS VCO set with prescaler for GSM and DCS-1800 systems," in Proc. CICC'97, May 1997, pp. 403-406.
2. ____, "On the design of low-noise voltage-controlled oscillators using enhanced LC-tanks," IEEE Circuits Syst. II, vol. 42, Dec. 1995.
3. B. Razavi, "A 1.8 GHz CMOS voltage controlled oscillator," in ISSCC Dig. Tech. Papers, Feb. 1997, pp. 388-389.
4. A. Rofourgan, J. Rael, M. Rofourgan, and A. Abidi, "A 900-MHz CMOS LC-oscillator with quadrature outputs," in ISSCC Dig. Tech. Papers, Feb. 1996, pp. 392-393.
5. J. Crols and S. Donnay et al., "A high-level design and optimization tool for analog RF receiver front-ends," in Proc. ICCAD, 1995, pp. 550-553.
6. M. del Mar Hershenson et al., "Design and optimization of LC oscillators," in Proc. ICCAD, 1999.
7. C. De Ranter, B. De Muer, G. Van der Plas, P. Vancorenland, M. Steyaert, G. Gielen, and W. Sansen, "CYCLONE: Automated design and layout of RF LC-oscillators," in Proc. Design Automation Conf. DAC 2000, June 2000, pp. 11-14.
8. A. H. Mostafa, H. N. El-Gamal, and R. A. Rafla, "A sub-1-V 4-GHz CMOS VCO and a 12.5-GHZ oscillator for low-voltage and high-frequency applications," IEEE Trans. Circuits Syst. II, vol. 48, pp. 919-926, Oct. 2001.
9. M. Del Mar Hershenson, S. S. Mohan, S. P. Boyd, and T. H. Lee, "Optimization of inductor circuits via geometric programming," in Design Automation Conf. (DAC), June 1999, pp. 994-998.
10. J. Crols, P. Kinget, J. Craninckx, and M. Steyaert, "An analytical model for planar inductors on lowly doped silicon substrates for high frequency analog design up to 3 GHz," in Dig. Tech. Papers, Symp. VLSI Circuits, June 1996, pp. 28-29.
11. S. S. Mohan, M. Del Mar Hershenson, S. P. Boyd, and T.H. Lee, "Simple accurate expressions for planar spiral inductances," IEEE J. Solid-State Circuits, vol. 34, pp. 1419-1424, Oct. 1999.
12. S. Jenei, B. Nauwelaers. and S. Decoutere, "Physics-based closed-form inductance expression for compact modeling of integrated spiral inductors," IEEE J. Solid-State Circuits, vol. 37, pp. 77-80, Jan. 2002.
13. J. Craninckx, "Low phase noise fully integrated CMOS frequency synthesizers," Ph.D. dissertation, K.U.Leuven, 1997.
14. V. Kol'dyaev, S. Decoutere, R. Kuhn, and L. Deferm, "A comprehensive model of a VLSI spiral inductor derived from the first principle," in Proc. SISPAD'98, 1998, p. 34.
15. A. M. Niknejad and R. G. Meyer, "Analysis, design and optimization of spiral inductors and transformers for Si RF IC's," IEEE J. Solid-State Circuits, vol. 48, pp. 919-926, Oct. 1998.
16. Y. K. Koutsoyannopoulos and Y. Papananos, "Systematic analysis and modeling of integrated inductors and transformers in RF IC design," IEEE Trans. Circuits Syst. II, vol. 47, pp. 699-713, Aug. 2000.
17. H. M. Greenhouse, "Design of planar rectangular microelectronic inductors," IEEE Trans. Parts, Hybrids Packaging, vol. PHP-10, pp. 1001-1009, June 1974.
18. D. Leenaerts, G. Gielen, and R. A. Rutenbar, "CAD solutions and outstanding challenges for mixed-signal and RF IC design," in Proc. IEEE/ACM Int. Conf. Computer-Aided Design, Oct. 2001, pp. 270-277.
19. J. R. Long and M. A. Copeland, "The modeling, characterization and design of monolithic inductors for silicon RF IC's," IEEE J. Solid-State Circuits, vol. 32, pp. 357-369, Mar. 1997.
20. L. Ingber. Adaptive Simulated Annealing (ASA). [Online]. Available: www.ingber.com
21. E. M. Freeman, MagNet 5 User Guide-Using the MagNet Version 5 Package from Infolytica: Infolytica, 1993.
22. M. Kamon and L. M. Silveira et al., (1996, Nov.) FastHenry USER'S GUIDE: Version 3.0. Massachusetts Inst. Technol., [Online]. Available: ftp://rle-vlsi.mit.edu/pub/fasthenry
23. K. Lampaert, G. Gielen, and W. Sansen, Analog Layout Generation for Performance and Manufacturability. New York: Kluwer, Apr. 1999.
24. N. v. d. Meijs and J. T. Fokkema, "VLSI circuit reconstruction from mask topology," Integration, vol. 2, no. 2, pp. 85-119, 1984.
25. Y. Tsividis, Operation and Modeling of the MOS Transistor, 2nd ed. New York: McGraw-Hill, 1999.
26. H. Chang, "A top-down, constraint-driven design methodology for analog integrated circuits," Ph.D. dissertation, Electronics Res. Laboratory, College of Engineering, Univ. California, Berkeley, CA 94720.
27. G. Gielen and L. Carley, "Computer-aided design of analog and mixed-signal integrated circuits," Proc. IEEE, vol. 88, pp. 1825-1854, Dec. 2000.
28. Virtuoso Parameterized Cell Reference, Version 4.4.3: Cadence Design Systems, Inc., Mar. 1999.
29. J. M. Cohn, D. J. Garrod, R. A. Rutenbar, and L. R. Carley, "KOAN/ANA-GRAMII: New tools for device-level analog placement and routing," IEEE J. Solid-State Circuits, vol. 26, Mar. 1991.
30. C. De Ranter and M. Steyaert, "A 0.25 μm CMOS 17 GHz VCO," in ISSCC Dig. Tech. Papers, Feb. 2001, pp. 370-371.
31. J. Ousterhout, G. Hamachi, R. Mayo, W. Scott, and G. Taylor, "Magic: A VLSI layout system," in Proc. 21st Design Automation Conf., June 1984, pp. 152-159.