Automation of 1c layout with analog constraints

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 15, Issue 8, 1996, Pages 923-942

  Malavasi, Enrico ^a   Charbon, Edoardo ^a   Felt, Eric ^a   Sangiovanni Vincentelli, Alberto ^a  

^a CADENCE DESIGN SYSTEMS   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

AUTOMATION; COMPUTER AIDED DESIGN; CONSTRAINT THEORY; ELECTRIC WIRING; INDUSTRIAL APPLICATIONS; OPTIMIZATION; PERFORMANCE; SENSITIVITY ANALYSIS;

ANALOG CONSTRAINTS; INTEGRATED CIRCUIT LAYOUT AUTOMATION; LOWER LEVEL BOUNDS; PERFORMANCE SPECIFICATIONS;

INTEGRATED CIRCUIT LAYOUT;

EID: 0030214354     PISSN: 02780070     EISSN: None     Source Type: Journal    
DOI: 10.1109/43.511572     Document Type: Article

References (52)

1. H. Y. Koh, C. H. Sequin, and P. R. Gray, "OPASYN: A compiler for CMOS operational amplifiers,"IEEE Trans. Computer-Aided Design, vol. 9, pp. 113-126, Feb. 1990.
2. H. Onodera, H. Kanbara, and K. Tamaru, "Operational amplifier compilation with performance optimization,"in Proc. IEEE CICC, May 1989, pp. 17.4.1-17.4.6.
3. R. Harjani, R. A. Rutenbar, and L. R. Carley, "OASYS. A framework for analog circuit synthesis," Carnegie Mellon Univ., Pittsburgh, PA, Res. Rep. CMUCAD-89-65, Nov. 1989.
4. H. Yaghutiel, A. Sangiovanni-Vincentelli, and P. R. Gray, "A methodology for automated layout of switched-capacitor filters,"in Proc. IEEE 1CCAD, 1986, pp. 444-447.
5. Y. Therasse, L. Reynders, R. Lannoo, and B. Dupont, "A switched-capacitor filter compiler,"VLSI Syst. Des., vol. 8, no. 10, pp. 85-88, Sept. 1987.
6. .1. Assael, P. Senn. and M. S. Tawfik, "A switcheri-capaciror filter silicon compiler," 1EEEJ. Solid-State Circuits, vol. 23, pp. 166-174, Feb. 1988.
7. P. E. Alien and P. R. Barton. "A silicon compiler for successive approximation A/D and D/A converters,"in Proc. IEEE CICC, 1986, pp. 552-555.
8. G. Jusuf, P. R. Gray, and A. Sangiovanni-Vincentelli, "CAD1CS-Cyclic analog-to-digital converter synthesis,"in Proc. IEEE ICCAD, Nov. 1990, pp. 286-289.
9. H. Chang, E. Liu, R. Ncff, E. Felt, E. Malavasi, E. Charbon, A. Sangiovanni-Vincentelli, and P. R. Gray, "Top-down, constraint-driven methodology based generation of n-bit interpolative current source D/A converters,"in Proc. IEEE CICC, May 1994, pp. 369-372.
10. G. Winner etui., "Analogue macrocell assembler,' VLSI Syst. Des., vol. 8, no. 5, pp. 68-71, May 1987.
11. C. D. Kimble, A. E. Dunlop, G. F. Gross, V. L. Hein, M. Y. Luong, K. J. Stern, and E. J. Swanson. "Autorouted analog VLSI,"in Proc. IEEE CICC. 1985, pp. 72-78.
12. T. Pletersek et al., "High-performance designs with CMOS analogue standard cells," 1EEEJ. Solid-Slate Circuits, vol. 21, pp. 215-222, Apr. 1986.
13. L. D. Smith etal., "A CMOS-based analog standard cell product family,"IEEEJ. Solid-State Circuits, vol. 24, pp. 370-379, Apr. 1989.
14. J. Rijmenants, J. B. Litsios, T. R. Schwarz, and M. G. R. Degrauwe, "II AC: An automated layout tool for analog CMOS circuits,"IEEE J. Solid-Slate Circuits, vol. 24, pp. 417-125, Apr. 1989.
15. [15[ M. G. R. Degrauwe et al, "Toward an analog system design environment," IEEE J. Solid State Circuits, vol. 24, pp. 659-671. June 1989.
16. M. Kayal, S. Piguet, M. Declercq, and B. Hochet, "SALIM: A layout generator tool for analog ICV in Proc. IEEE CICC, May 1988, pp. 751-754.
17. M. Mogaki, N. Kalo, Y. Chikami, N. Yamada, and Y. Kobayashi, "LADIES: An automatic layout system for analog LSI's,"in Proc. IEEE ICCAD, Nov. 1989, pp. 450-453.
18. F. M. Turky and E. E. Perry, "BLADES: An A. I. approach to analog circuit design,"IEEE Trans. Computer-Aided Design, vol. 8, pp. 680-692, June 1989.
19. R. S. Gyurcsik and J.-C. Jeen, "A generalized approach to routing mixed analog and digital signal nets in a channel,"IEEEJ. Solid-State Circuits, vol. 24, pp. 436-442, Apr. 1989.
20. I. Harada, H. Kitazawa, and T. Kaneko, "A routing system for mixed A/D standard cell LSI's,"in Croc. IEEE ICCAD, Nov. 1990, pp. 378-381.
21. S. W. Mehranfar, "A technology-independent approach to custom analog cell generation,"IEEEJ. Solid-State Circuits, vol. 26, pp. 386-393, Mar. 1991.
22. J. M. Cohn, D. 1. Garrod, R. A. Rutenbar, and L. R. Carley, "KOAN/ANAORAM II: New tools for device-level analog placement and routing,"IEEE J. Solid-Stale Circuits, vol. 26, pp. 330-342, Mar. 1991.
23. R. Okuda, T. Sato, H. Onodera, and K. Tamaru, "An efficient algorithm for layout compaction problem with symmetry constraints."in Proc. IEEE ICC AD, Nov. 1989, pp. 148-151.
24. U. Choudhtiry and A. Sangiovanni-Vincentelli, "Constraint-based channel routing for analog and mixed-analog digital circuits,"in Proc. IEEE ICCAD, Nov. 1990, pp. 198-201.
25. E. Malavasi, U. Choudhury, and A. Sangiovanni-Vincentelli, "A routing methodology for analog integrated circuits,"in Proc. IEEE ICCAD, Nov. 1990, pp. 202-205.
26. S. K. Hong and P. E. Allen, "Performance driven analog layout compiler,"in Proc. IEEE Int. Symp. Circuits Syst., 1990, pp. 835-838.
27. E. Charbon, E. Malavasi, U. Choudhury, A. Casotto, and A. Sangiovanni-Vincentelli, "A constraint-driven placement methodology 1 for analog integrated circuits,"in Proc. IEEE C1CC, May 1992, pp. 2821-2824.
28. U. Choudhury and A. Sangiovanni-Vincentelli, "Constraint generation for routing analog circuits," in Proc. IEEE/ACM DAC. June 1990. pp. 561-566.
29. G. Gad-E!-Karim and R. S. Gyurcsik, "Lise of performance sensitivities in analog cell layout,"in Proc. IEEE Int. Symp. Circuits Syst., June 1991, pp. 2008-2011.
30. H. Chang, A. Sangiovanni-Vincentelli, F. Balarin, E. Charbon, U. Choudhury, G. Jusuf, E. Liu, E. Malavasi, R. Neff, and P. Gray, "A top-down, constraint-driven design methodology for analog integrated circuits,"in Proc. IEEE CICC, May 1992, pp. 841-846.
31. E. Malavasi and A. Sangiovanni-Vincentelli, "Area routing for analog layout,"IEEE Trans. Computer-Aided Design, vol. 12, pp. 1186-1197, Aug. 1993.
32. E. Felt, E. Malavasi, E. Charbon, R. Totaro, and A. Sangiovanni-Vincentelli, "Performance driven compaction for analog integrated circuits,"in Proc. IEEE CICC, May 1993, pp. 1731-1735.
33. E. Charbon, E. Malavasi, D. Pandini, and A. Sangiovanni-Vincentelli, "Simultaneous placement and module optimization of analog IC's,"in Proc. IEEE/ACM DAC. June 1994, pp. 31-35.
34. E. Malavasi and Ü. Pandini, "Optimum CMOS stack generation with analog constraints,"IEEE Trans. Computer Aided Design, vol. 14, pp. 107-122, Jan. 1995.
35. W. Nye, D. C. Riley, A. Sangiovanni-Vincenlelli, and A. L. Tits, "DELIGHT-SPICE: An optimization-based system for the design of integrated circuits," IEEE Trans. Computer-Aided Design, vol. 7, pp. 501-519, Apr. 1988.
36. J.-M. Shyu, "Performance optimization of integrated circuits," Univ. California, Berkeley. CA, Memo. UCB/BRL M88/74, Nov. 1988.
37. S. W. Director and R. A. Rohrer, "The generalized adjoint network and network sensitivities,"IEEE Trans. Circuit Theory1, vol. 16. pp. 318-323. Aug. 1969.
38. U. Choudhury, "Sensitivity computation in SPICE3." M.S. thesis, Univ. California, Berkeley, CA, 1988.
39. U. Choudhury and A. Sangiovanni-Vincentelli. "Use of performance sensitivities in routing of analog circuits,"in Proc. IEEE Int. Symp. Circuits Syst., May 1990, pp. 348-351.
40. M. J. M. Pelgrom, A. C. J. Duinmaijer, and A. P. G. Welbers, "Matching properties of MOS tiansistors,"IEEE J. Solid-State Circuits, vol. 24, pp. 1433-1440, Oct. 1989.
41. C. Guardiani, A. Tomasini, J. Benkoski, M. Quarantelli, and P. Gubian, "Applying a submicron mismatch model to practical IC design,"in Proc. IEEE CICC, May 1994, pp. 297 300.
42. E, Charbon, E. Malavasi, and A. Sangiovanni-Vincentelli, "Generalized constraint generation for analog circuit design." m Proc. IEEE ICCAD. Nov. 1993, pp. 408-414.
43. R. Basaran, R. A. Rutenbar, and L. R. Carley, "Latchup-aware placement and parasitic-bounded routing of custom analog cells,"in Proc. IEEE ICCAD, Nov. 1993, pp. 415-421.
44. Z. Daoud and C. J. Spanos, "DORIC: Design of optimal and robust integrated circuits,"in Proc. IEEE CICC, May 1994, pp. 361-364.
45. E. H. L. Aarts and P. J. M. van Laarhoven, Simulated Annealing: Theory and Applications. Dordrecht, The Netherlands: D. Reidel Publishing, 1987.
46. C. Sechen and A. Sangiovanni-Vincentelli, "Chip-planning, placement and global routing of macro/custom cell IC's using simulated annealing,"in Proc. IEEE/ACM DAC, June 1988, pp. 73-80.
47. M. Burstein, "Channel routing,"in Layout Design and Verification, T. Ohtsuki, Ed. Amsterdam, The Netherlands: North Holland, 1986, ch. 1, pp. 133-167.
48. G. W. Clow, "A global routing algorithm for general cells,"in Proc. IEEE/ACM DAC, 1984, pp. 45-51.
49. E. Felt, E. Charbon, E. Malavasi, and A. Sangiovanni-Vincentelli, "An efficient methodology for symbolic compaction of analog IC's with multiple symmetry constraints,"in Proc. Euro. Design Automation Conf.. Sept. 1992, pp." 148-153.
50. E. Malavasi, E. Felt, E. Charbon, and A. Sangiovanni-Vincentelli, "Symbolic compaction with analog constraints,"Int. J. Circuit Theory AppL. vol. 23, no. 4, pp. 433-4-52, July-Aug. 1995.
51. J. Kühn, "Analog module generators for silicon compilation,"VLSI Syst. Des., vol. 8, no. 5, pp. 74-80, May 1987.
52. U. Choudhury and A. Sangiovanni-Vincentelli, "An analytical-model generator for interconnect capacitances,"in Proc. IEEE CICC, May 1991, pp. 861-864.