Parameter optimization of an on-chip voltage reference circuit using evolutionary programming

IEEE Transactions on Evolutionary Computation

Volumn 5, Issue 4, 2001, Pages 414-421

  Nam, Dongkyung ^a   Seo, Yun Deuk ^a   Park, Lae Jeong ^a,b   Park, Cheol Hoon ^a   Kim, Bumsup ^a  

^a Korea Advanced Institute of Science and Technology (KAIST)   (South Korea)

^b Gangneung Wonju National University   (South Korea)

Author keywords

Evolutionary programming; Parameter optimization; Voltage reference circuit

Indexed keywords

COMPUTER SIMULATION; ELECTRIC NETWORK PARAMETERS; ELECTRIC NETWORK SYNTHESIS; ELECTRIC POTENTIAL; EVOLUTIONARY ALGORITHMS;

EVOLUTIONARY PROGRAMMING; ON-CHIP VOLTAGE REFERENCE CIRCUIT; PARAMETER OPTIMIZATION;

OPTIMIZATION;

EID: 0035415427     PISSN: 1089778X     EISSN: None     Source Type: Journal    
DOI: 10.1109/4235.942535     Document Type: Letter

References (17)

1. A tunable CMOS-DRAM voltage limiter with stabilized feedback amplifier
2. A voltage down converter with submicroampere stanby current for low-power static RAMs
3. Sub-1-μA dynamic reference voltage generator for battery-operated DRAMs
4. Dual regulator dual-decoding-trimmer DRAM voltage limiter for burn-in test
5. On the effectiveness of crossover in simulated evolutionary optimization
6. Application of genetic algorithms to parameter estimation of bioprocesses
7. Low-power CMOS on-chip voltage reference using MOS PTAT
8. Tuning evolutionary programming for conformationally flexible molecular docking
9. Parameter optimization using evolutionary programming in voltage reference circuit
10. An overview of evolutionary algorithms in multiobjective optimization
11. Parameter optimization of a voltage reference circuit using EP