A unified optimization framework for equalization filter synthesis

Proceedings - Design Automation Conference

Volumn , Issue , 2005, Pages 638-643

  Ren, Jihong ^a   Greenstreet, Mark ^a  

^a UNIVERSITY OF BRITISH COLUMBIA   (Canada)

Author keywords

Crosstalk; Equalizing filters; Linear programming; Optimal synthesis

Indexed keywords

LINEAR PROGRAMMING; MATRIX ALGEBRA; OPTIMIZATION; PROBLEM SOLVING;

BI-DIRECTIONAL BUSES; FEEDBACK EQUALIZATION; OPTIMAL SYNTHESIS;

FIR FILTERS;

EID: 27944453638     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/dac.2005.193889     Document Type: Conference Paper

References (15)

1. International Technology Roadmap for Semiconductors. http://public.itrs. net/Files/2003ITRS/Test2003.pdf,2003.
2. G. Balamurugan and N. Shanbhag. Modeling and mitigation of jitter in multiGbps source-synchronous I/O links. 21st Int'l. Conf. on Computer Design, pages 254-260, 2003.
3. W. Dally and J. Poulton. Transmitter equalization for 4-GBPs signaling. IEEE Micro, 1:48-56, 1997.
4. W. Dally and J. Poulton. Digital Systems Engineering. Cambridge University Press, 1998.
5. A. Fiedler, R. Mactaggart, et al. A 1.0625Gbps transceiver with 2x-oversampling and transmit signal pre-emphasis. In Proc. of ISSCC97, pages 238-239, 1997.
6. G.H. Golub and C.F. Van Loan. Matrix Computations, 7th ed. Johns Hopkins, page 51, 1996.
7. Ron Ho. Personal Communication, 2004
8. R. Kollipara, G.J. Yeh, et al. Design, Modeling and Characterization of High Speed Backplane Interconnects. High-Performance System Design Conf., 2003.
9. J. Nocedal and S. Wright. Numerical Optimization, pages 395-417, Springer Press, 1999.
10. J. Ren and M. Greenstreet. Crosstalk Cancellation for Realistic PCB Buses. In Proc. of the 14th Int. Workshop on Power and Timing Modeling, Optimization and Synthesis (PATMOS), Springer - LNCS, 2004.
11. J. Ren and M. Greenstreet. A Signal Integrity Test Bed for PCB Buses. In Proc. of the Int'l. Conf. Computer Design, pages 2004.
12. S. Sidiropoulos and M. Horowitz. A 700-Mb/s/pin CMOS signaling interface using current integrating receivers. IEEE J. Solid State Circuits, 32(5):681-690, May 1997.
13. V. Stojanovic, G. Ginis, and M. Horowitz. Transmit pre-emphasis for high-speed time-division-multiplexed serial-link transceiver. IEEE Trans. on Communications, 38:551-558, 2001.
14. The Mathworks Inc. http://www.mathworks.com
15. J.L. Zerbe, C.W. Werner, et al. Equalization and Clock Recovery for a 2.5-10 Gb/s 2-PAM/4-PAM Backplane Transceiver cell. IEEE J. Solid-State Circuits, 38(12):2121-2130, Dec. 2003.