Correct-by-construction layout-centric retargeting of large analog designs

Proceedings - Design Automation Conference

Volumn , Issue , 2004, Pages 139-144

  Bhattacharya, Sambuddha ^a   Jangkrajarng, Nuttorn ^a   Hartono, Roy ^a   Shi, C J Richard ^a  

^a University of Washington   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

AUTOMATION; COMPUTER AIDED DESIGN; ELECTRIC NETWORK ANALYSIS; OPTIMIZATION; PRODUCT DESIGN; RESISTORS; TRANSISTORS;

ANALOG DESIGNS; ANALOG LAYOUT AUTOMATION; ANALOG SYNTHESIS; LAYOUT SYMMETRY;

INTEGRATED CIRCUIT LAYOUT;

EID: 4444222407     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/996566.996609     Document Type: Conference Paper

References (16)

1. M. J. Krasnicki, R. Phelps, J. R. Hellums, M. McClung, R. A. Rutenbar and L. R. Carley, "ASF: A practical simulation-based methodology for the synthesis of custom analog circuits", Proc. Int. Conference Computer-Aided-Design, Nov. 2001, pp. 350-357.
2. Arsyn User's Manual, Orora Design Technologies Inc., 2003.
3. M. J. M. Pelgrom, A. C. J. Duinmaijer and A. P. G. Welbers, "Matching properties of MOS transistors", IEEE J. Solid State Circuits, vol. 24, pp. 1433-1440, Oct. 1989.
4. B. Razavi, Design of Analog CMOS Integrated Circuits, McGraw Hill, 2001.
5. A. Hastings, The Art of Analog Layout, Prentice Hall, 2001.
6. J. M. Cohn, D.J. Garrod, R. A. Rutenbar and L. R. Carley, "KOAN/ANAGRAM II: New tools for device-level analog placement and routing", IEEE J. Solid State Circuits, vol. 26, pp. 330-342, Mar. 1991.
7. K. Lampaert, G. Gielen and W. M. Sansen, "A performance-driven placement tool for analog integrated circuits", IEEE J. Solid State Circuits, vol. 30, pp. 773-780, Jul. 1995.
8. N. Jangkrajarng, S. Bhattacharya, R. Hartono, and R. Shi, "IPRAIL - Intellectual property reuse-based analog IC layout automation", Integration - The VLSI Journal, vol. 36, pp. 237-262, Nov. 2003.
9. S. L. Lin and J. Allen, "Minplex - a compactor that minimizes the bounding rectangle and individual rectangles in a layo?t", Proc. IEEE/ACM Design Automation Conference, Jun. 1986, pp. 123-130.
10. R. Okuda, T. Sato, H. Onodera and K. Tamaru, "An efficient algorithm for layout compaction problem with symmetry constraints", Proc. Int. Conference Computer-Aided-Design, Nov. 1989, pp. 148-151.
11. D. Luenberger, Linear and Nonlinear Programming 2nd Edition, Addison-Wesley, 1984.
12. T. H. Cormen, C. E., Leiserson and R. L. Rivest, Introduction to Algorithms, MTT Press, 2001.
13. G. Lakhani and R. Varadarajan, "A wire-length minimization algorithm for circuit layout compaction", Proc. Int. Symposium on Circuits and Systems, May 1987, pp. 276-279.
14. Y. Bourai and C. J. R. Shi, "Symmetry detection for automatic analog layout recycling", Proc. Asia and South Pacific Design Automation Conference, Jan. 1999, pp. 5-8.
15. S. Bhattacharya, N. Jangkrajarng, R. Hartono, and C-J. R. Shi, "Hierarchical extraction and verification of symmetry constraints for analog layout automation", Proc. Asia and South-Pacific Design Automation Conference, Jan 2004, pp. 400-405.
16. M. Ohlrich, C. Ebeling, E. Ginting and L. Sather, "Subgemini: Identifying subcircuits using a fast subgraph isomorphism algorithm", Proc. IEEE/ACM Design Automation Conference, Jun. 1993, pp. 31-37.