Design of dynamic pass-transistor logic circuits using 123 decision diagrams

IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications

Volumn 45, Issue 11, 1998, Pages 1172-1181

  Jaekel, Arunita ^a   Bandyopadhyay, Subir ^a   Jullien, Graham A ^a  

^a UNIVERSITY OF WINDSOR   (Canada)

Author keywords

[No Author keywords available]

Indexed keywords

CMOS INTEGRATED CIRCUITS; DECISION TABLES; TRANSISTORS;

DECISION DIAGRAMS; PASS TRANSISTOR LOGIC (PTL); PIPELINED CIRCUITS;

LOGIC CIRCUITS;

EID: 0032204641     PISSN: 10577122     EISSN: None     Source Type: Journal    
DOI: 10.1109/81.735439     Document Type: Article

References (40)

1. M.S. Abadir and H.K. Reghabati, "Functional test generation for digital circuits described using binary decision diagram," IEEE Trans. Comput., vol. C-35, pp. 375-379, Apr. 1986.
2. S.B. Akers, "Binary decision diagrams," IEEE Trans. Comput., vol. C-27, pp. 509-516, June 1978.
3. W. Al-assadi, A.P. Jayasumana, and Y.K. Malaiya, "Pass-transistor logic design," Int. J. Electron., vol. 70, pp. 739-749, 1991.
4. P. Ashar, S. Devadas, and K. Keutzer, "Testability properties of multilevel logic networks derived from binary decision diagrams," in Proc. Santa Cruz Conf. Advanced Res. VLSI, Mar. 1991, pp. 35-54.
5. C.L. Berman, "Ordered binary decision diagrams and circuit structures," in Proc. IEEE Int. Conf. Computer Design: VLSI in Computers, 1989, pp. 392-395.
6. K. Bartlett, R.K. Brayton, G. Hachtel, R. Jacoby, R. Rudell, A. Sangiovanni-Vincentelli, and A. Wang, "Multilevel logic minimization using implicit don't cares," IEEE Trans. Computer-Aided Design, vol. 7, pp. 723-740, 1988.
7. J.R. Burch, E.M. Clarke, K. L. McMillan, and D. L. Dill, "Sequential circuit verification using symbolic model checking," in Proc. 27th IEEE/ACM Design Automat. Conf., 1990, pp. 46-51.
8. S. Chakravarty, "A testable multiplexer realization of CMOS combintion circuits," in Proc. 1989 IEEE Int. Test Conf., pp. 509-518.
9. S. Chakravarty, "A characterization of binary decision diagrams," IEEE Trans. Comput., vol. 42, pp. 129-136, Feb. 1993.
10. T.S. Cheung and K. Asada, "Regenerative pass-transistor logic: A circuit technique for high speed digital design," IEICE Trans. Electron., vol. E79-C, no. 9, pp. 1274-1284, Sept. 1996.
11. A. Jaekel, "Synthesis of multilevel pass transistor logic networks," Ph.D. dissertation, University of Windsor, 1995.
12. G.A. Jullien, W.C. Miller, R. Grondin, L. Del Pup, S. Bizzan, and D. Zhang, "Dynamic computational blocks for bit-level systolic arrays," IEEE J. Solid-State Circuits, vol. 29, no. 1, pp. 14-22, 1994.
13. G.A. Jullien, N.M. Wigley, and J. Reilly, "VLSI implementations of number theoretic concepts with applications in signal processing," invited chapter in Handbook of Statistics, N. K Böse and C. R. Rao Eds. Elsevier Science Publishers, 1993, vol. 10, ch. 13, pp. 535-576.
14. Y. Kanie, Y. Kubota, S. Toyoyama, Y. Iwase, and S. Tsuchimoto, "4-2 compressor with complementary pass-transistor logic," IEICE Trans. Electron., vol. E77-C, no. 4, pp. 647-649, Apr. 1994.
15. Y. Matsunaga and M. Fujita, "Multilevel logic optimization using binary decision diagrams," in Proc. IEEE Int. Conf. Computer-Aided Design, 1989, pp. 556-559.
16. M. Mittal and C.A.T. Salama, "DPTL 4-b carry look ahead adder," IEEEJ. Solid-State Circuits, pp. 1644-1647, Nov. 1992.
17. J. Mori, M. Nagamatsu, M. Hirano, S. Tanaka, M. Noda, Y. Toyoshima, K. Hashimoto, H. Hayashida, and K. Maeguchi, "A 10-ns 54 X 54-b parallel structured full array multiplier with 0.5 //CMOS technology," IEEEJ. Solid-State Circuits, vol. 26, no. 4, pp. 600-603, Apr. 1991.
18. R. Nair and D. Brand, "Construction of optimal DCVS trees," IBM T.J. Watson Research Center, NY, Tech. Rep. RC11863, 1986.
19. V.G. Oklobdzija and B. Duchene, "Pass-transistor dual value logic for low-power CMOS," in Proc. 1995 Int. Symp. VLSI Technology, Taipei, Taiwan, May 31-June 2, 1995.
20. _, "Logic synthesis for pass-transistor design," in IEEE Int. Conf. Solid-State and Integrated Circuit Technology, Beijing, China, Oct. 24-28, 1995.
21. _, "Pass-transistor logic family for high-speed and low-power CMOS," in 6th Int. Symp. 1C Technology, System and Applications, ISIC-95, Singapore, Sept. 6-8, 1995.
22. _, "Development and synthesis method for pass-transistor logic family for high-speed and low-power CMOS," in 38th Midwest Symp. Circuits and Systems, Rio de Janeiro, Brazil, Aug. 13-16, 1995.
23. _, "Synthesis of high-speed pass-transistor logic," IEEE Trans. Circuits and Systems, in press.
24. J.H. Pasternak and C.A. T. Salama, "Differential pass-transistor logic partial-product generator for iterative multipliers," in Proc. ECCTD, Brighton, U.K., 1989.
25. _, "Design of submicrometer CMOS differential pass-transistor logic circuits," IEEE J. Solid-State Circuits, vol. 26, pp. 1249-1258, Sept. 1991.
26. _, "Differential pass-transistor logic" IEEE Circuits and Devices Mag., vol. 9, pp. 23-28, July 1993.
27. C. Pedron and A. Stauffer, "Analysis and synthesis of combinational pass transistor circuits," IEEE Trans. Computer-Aided Design, vol. 7, pp. 775-785, 1988.
28. D. Radhakrishnan, S. Whittaker, and G.K. Maki, "Formal design procedures for pass transistor circuits," IEEE J. Solid-State Circuits, vol. 25, pp. 531-536, 1985.
29. S.K. Siddiq, "Module generators from topological descriptions and graph theoretic approach," Masters thesis, University of Windsor, 1989.
30. M. Suzuki, N. Ohkubo, T. Yamanaka, A. Shimizu, and K, Sasaki, "A 1.5 ns 32-b CMOS ALU in double pass-transistor logic," in Proc. ISSCC'93, 1993.
31. Z. Wang, G.A. Jullien, W.C. Miller, J. Wang, and S. S. Bizzan, "Fast adders using enhanced multiple-output domino logic," IEEE J. Solid-State Circuits, vol. 32, pp. 206-214, 1997.
32. S. Whittaker, "Pass-transistor networks optimize NMOS logic," Electronics, Sept. 1983, pp. 144-148.
33. S. Whittaker and G.K. Maki, "Self-synchronized asynchronous sequential pass transistor circuits," IEEE Trans. Comput., vol. 41, pp. 1344-1348, Oct. 1992.
34. N.M. Wigley, G.A. Jullien, and D. Reaume, "Large dynamic range computations over small finite rings," IEEE Trans. CompuL, vol. 43, no. 1, pp. 78-86, 1994.
35. S. Yamashita, K. Yano, Y. Sasaki, Y. Akita, H. Chikata, K. Rikino, and K. Seki, "Pass-transistor/CMOS collaborated logic: The best of both worlds," in 1997 Symp. VLSI Circuits Dig. Tech. Papers, 1997, pp. 31-32.
36. K. Yano, T. Yamanaka, T. Nishida, M. Saitoh, K. Shimonhigashi, and A. Shimizu, "A 3.8 ns CMOS 16 X 16-b multiplier using complementary pass-transistor logic," IEEEJ. Solid-State Circuits, vol. 25, pp. 388-395, 1990.
37. K. Yano, Y. Sasaki, K. Rikino, and K. Seki, "Lean integration: Achieving a quantum leap in performance and cost of logic LSI's," in IEEE Custom Integrated Circuits Conf., 1994, pp. 603-606.
38. _, "Top-down pass-transistor logic design," IEEE J. Solid-State Circuits, vol. 31, no. 6, 1996.
39. J. Yuan, I. Karlsson, and C. Svensson, "A true single-phase-clock dynamic CMOS circuit technique," IEEE J. Solid-State Circuits, vol. 22, pp. 899-901, 1987.
40. J. Yuan and C. Svensson, "High-speed CMOS circuit technique," IEEE J. Solid-State Circuits, vol. 24, pp. 62-70, Jan 1989.