Analysis and Synthesis of Combinational Pass Transistor Circuits

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 7, Issue 7, 1988, Pages 775-786

  Pedron, Corrado ^a   Stauffer, Andre ^b  

^a SWISS FEDERAL INSTITUTE OF TECHNOLOGY   (Switzerland)

^b EPFL   (Switzerland)

Author keywords

[No Author keywords available]

Indexed keywords

EID: 0005265111     PISSN: 02780070     EISSN: 19374151     Source Type: Journal    
DOI: 10.1109/43.3948     Document Type: Article

References (15)

1. C. A. Mead and L. A. Conway, Introduction to VLSI Systems. Reading, MA: Addison-Wesley, 1980.
2. D. Radhakrishnan, S. R. Whitaker, and G. K. Maki, “Formal design procedures for pass transistor switching circuits”, IEEE J. Solid-State Circuits, vol. SC-20, pp. 531-536, Apr. 1985.
3. C. Piguet, J. Zahnd, A. Stauffer, and M. Bertarionne, “A metal-oriented layout structure for CMOS logic”, IEEE J. Solid-State Circuits, vol. SC-19, pp. 425-436, June 1984.
4. C. Piguet, J. Zahnd, and A. Stauffer, Design of CMOS Integrated Circuits, to be published.
5. M. Karnaugh, “The map method for synthesis combinational logic circuits”, AIEE Trans. Commun. Electron., vol. 72, pp. 593-599, Nov. 1953.
6. P. Roth, Computer Logic, Testing and Verification. Rockville, MD: Computer Science Press, 1980.
7. R. K. Brayton and C. T. McMullen, “The decomposition and factorisation of Boolean expressions”, in Proc. ISCAS Symp. (Rome), May 1982.
8. R. K. Brayton and C. T. McMullen, “Synthesis and optimization of multistage logic”, in Proc. Int. Conf. Comp Des. (Rye, NY), Oct. 1984.
9. D. L. Dietmeyer, Logic Design of Digital Systems. Boston, MA: Allyn and Bacon, 1978.
10. J. P. Hayes, “A unified switching theory with applications to VLSI design”, Proc. IEEE, vol. 70, pp. 1140-1151, Oct. 1982.
11. G. Berweiler, “Description of the new microcell system: Microcell 2000”, Swiss Center of Electronics and Microtechnics, internal report.
12. C. Piguet, E. Dijkstra, and G. Berweiler, “Automatic generation of CMOS layout cells under topological constraints”, in Proc. ESSIRC (Delft), Sept. 1986.
13. M. Annaratone, Digital CMOS Circuit Design. Boston, MA: Kluwer Academic Publishers, 1986.
14. M. R. Dagenais, V. K. Agarwal, and N. C. Rumin, “McBOOLE: A new procedure for exact logic minimization”, IEEE Trans. Computer-Aided Design, vol. CAD-5, pp. 229-238, Jan. 1986.
15. S. Kirkpatrick, C. D. Gelatt, and M. P. Vecchi, “Optimization by simulated annealing”, Science, vol. 220, pp. 671-680, May 1983.