High-Speed CMOS Circuit Technique

IEEE Journal of Solid-State Circuits

Volumn 24, Issue 1, 1989, Pages 62-70

  Yuan, Jiren ^a   Svensson, Christer ^a  

^a LINKÖPING UNIVERSITY   (Sweden)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER SIMULATION; COMPUTERS, DIGITAL--ADDERS; ELECTRONIC CIRCUITS, TIMING; INTEGRATED CIRCUITS, DIGITAL; SEMICONDUCTOR DEVICES, MOS;

D-LATCH STRUCTURE; HIGH-SPEED CMOS CIRCUIT; SINGLE PHASE CLOCK CIRCUIT; SPICE SIMULATION; TWO PHASE CLOCK STRATEGY;

LOGIC DESIGN;

EID: 0024611252     PISSN: 00189200     EISSN: 1558173X     Source Type: Journal    
DOI: 10.1109/4.16303     Document Type: Article

References (23)

1. C. Svensson, “VLSI physics,” Integration, vol. 1, pp. 3-19. 1983.
2. R. W. Keyes, “Physical limits in digital electronics,” Proc. IEEE, vol. 63, p 740, 1975.
3. H. Masuda, M. Nakai, and M. Kubo, “Characteristics and limitation of scaled-down MOSFETs due to twodimensional field effect,” IEEE Trans, Electron Devices. vol. ED-26, pp. 980-986. 1979.
4. C. Seitz, “System timing,” in Introduction to VLSI Systems, C. Mead and L. Conwav. Eds. Reading. MA: Addison-Wesiev. 1980. ch. 7.
5. Y. Suzuki. K, Odagawa, and T. Abe. “Clocked CMOS calculator circuitry.” IEEE J. Solid-State Circuits, vol. SC-8. pp. 462-469. 1973.
6. N Weste and K. Eshraghian. Principles of CMOS VLSI Ocsi-m. Reading, MA: Addison-Wesley. 1985, eh. 5.
7. M. Shop. “Electrical design of BELLMAC-32A microprocessor.” in Proc. IEEE Int. Conf. Circuits Comput., 1982, pp. 112-1is.
8. N. Goncalves and H. j. De Man, “NORA: A racefree dynamic CMOS technique for pipelined logic structures,” It Eh J. Solid-State Circuits, vol. SC-18, pp. 261-266. 1983.
9. Y. Ji-ren. I. Karlsson, and C. Svensson, “A true single phase clock dvnamic CMOS circuit technique.” IEEE J. Solid-State Circuits. vol. SC-22, pp. 899-901. 1987.
10. “Layout design rules for 3.0 am P-well CMOS,“ VTI Technology Inc., San Jose, CA.
11. I. Karlsson. “True single phase clock dynamic CMOS circuit technique.” in Proc. 1988 lE'EE Ini. Srmp. Circuits Svst., vol. 1. pp. 475-478.
12. C, Svensson, “Signal resvnchronization in VLSI systems.” Integration, vol. 4, pp. 75-80. 1986.
13. G. De Mieheii, “Performance-oriented synthesis of large-scale domino CMOS circuits,” IEEE Trans. Computer-Aided Des., vol. CAD-6, pp. 751-765, 1987.
14. K. M. Chu and D. L. Pulfrey. “A comparison of CMOS circuit techniques; Differential casecode voltage switch logic versus conventional Jogic.” IEEE J. Solid-State Circuits, vol. SC-22, pp. 528-532. 1987.
15. E. Tie “Optimization of device area and overall delay for CMOS V] SI designs,” Proc. IEEE. vol. 72. pp. f v3 1984.
16. M. D SUtMir and L. A. Glasser, “Macromodelin nd ntimba-tion o'di,>, tat MOS VLSI circuits.” IEEE Tran, computer-Aided., vol. TAO-5, pp. 659-678
17. M. Shoji, “FET scaling in domino CMOS gates,” IEEE J. Solid-State Circuits, vol. SC-20, pp. 1067-1071, 1985.
18. K. S. Hcdlund, “Aesop: A tool for automated transistor sizing,” in Proc. 24th ACM/IEEE Design Automation Conf., 1987, paper 7.1, pp. 114-120.
19. M. A. Cirit, “Transistor sizing in CMOS circuits,” in Proc. 24th ACM/IEEE Design Automation Conf., 1987, paper 7.2. pp. 121-124.
20. J. Yuan and C. Svensson, “CMOS circuit speed optimization based on switch level simulation,” in Proc. 1988 IEEE Int. Svmp. Circuits Syst., vol. 3, pp. 2109-2112.
21. R. Sundblad and C. Svensson, “Fully dynamic switch level simulation of CMOS circuits,” IEEE Trans. Computer-Aided Des., vol. CAD-6, pp. 282-289, 1987.
22. J. Rubinstein, P. Penfield, Jr., and M. A. Horowitz. “Signal delay in RC tree networks,” IEEE Trans. Computer-Aided Des., vol. CAD-2, pp. 202-210, 1983.
23. J. K. Ousterhout, “A switch-level timing verifier for digital MOS VLSI,” IEEE Trans. Computer-Aided Des., vol. CAD-4, pp. 336-349, 1985.