13 VLSI implementations of number theoretic concepts with applications in signal processing

Handbook of Statistics

Volumn 10, Issue , 1993, Pages 535-576

  Jullien, G A ^a   Wigley, N M ^a   Reilly, J ^a  

^a NONE

Author keywords

[No Author keywords available]

Indexed keywords

EID: 70350347454     PISSN: 01697161     EISSN: None     Source Type: Book Series    
DOI: 10.1016/S0169-7161(05)80079-3     Document Type: Review

References (20)

1. Bayoumi M.A., Jullien G.A., and Miller W.C. A VLSI implementation of residue adders. IEEE Trans. Circuits and Systems 34 (1987) 284-288
2. Bryant R.E. Graph-based algorithms for boolean function manipulation. IEEE Trans. Comput. 35 (1986) 677-691
3. Chu M.K., and Pulfrey D.I. Design procedures for differential cascode-voltage switch circuits. IEEE Trans. Solid-State Circuits. 21 (1986) 1082-1087
4. Godement R. Algebra (1968), Hermann, New York
5. Hatamian M., and Cash G.L. High speed signal processing, pipelining, and signal processing. Proc. Int. Conf. on Acoustics, Speech, and Signal Processing. April (1986), IEEE Press, Paris 1173-1176
6. Jullien G.A. Residue number scaling and other operations using ROM arrays. IEEE Trans. Comput. 27 (1978) 325-336
7. Jullien G.A., Bird P.D., Carr J.T., Taheri M., and Miller W.C. An efficient bit-level systolic cell design for finite ring digital signal processing applications. J. VLSI Sig. Proc. 1 (1989) 189-208
8. Kung H.T., and Leiserson C.E. Systolic arrays (for VLSI). Sparse Matrix Proc. (1978) 256-282
9. McCanny J.V., and McWhirter J.G. Implementation of signal processing functions using 1-bit systolic arrays. Electron. Lett. 18 (1982) 241
10. Peled A., and Liu B. A new hardware realization of digital filters. IEEE Trans. Acoust. Speech Signal Process 22 (1974) 456-462
11. Rabiner L.R., and Gold B. Theory and Application of Digital Signal Processing (1975), Prentice-Hall
12. Schilling O.F.G., and Piper W.S. Basic Abstract Algebra (1975), Allyn & Bacon, Englewood Cliffs, NJ
13. Shannon C.E. A symbolic analysis of relay and switching circuits. Trans. AIEE 57 (1938) 713-723
14. Shoji M. FET scaling in domino CMOS gates. IEEE J. Solid-State Circuits 20 (1985) 1067-1071
15. Soderstrand M.A., Jenkins W.K., Jullien G.A., and Taylor F.J. Residue number system arithmetic: Modern Application in Digital Signal Processing (1986), IEEE Press, Boston
16. Taheri M., Jullien G.A., and Miller W.C. High speed signal processing using systolic arrays over finite rings. IEEE Trans. Selected Areas Comm. 6 (1988) 504-512
17. Youn H.Y., and Singh A.D. On implementing large binary tree architectures in VLSI and WSI. IEEE Trans. Comput. 38 (1989) 526-537
18. Yuan J., and Svennson C. High-speed CMOS circuit technique. IEEE J. Solid-State Circuits 24 (1989) 62-70
19. Wigley N.M., and Jullien G.A. On modulus replication for residue arithmetic computations of complex inner products. IEEE Trans. Comput. 39 8 (1990) 1065-1076
20. Zuckerman H., and Niven I. An Introduction to the Theory of Numbers (1972), Wiley