Exploring spin transfer torque devices for unconventional computing

IEEE Journal on Emerging and Selected Topics in Circuits and Systems

Volumn 5, Issue 1, 2015, Pages 5-16

  Roy, Kaushik ^a   Fan, Deliang ^a   Fong, Xuanyao ^a   Kim, Yusung ^a   Paul, Somnath ^b   Chatterjee, Subho ^b   Bhunia, Swarup ^c   Mukhopadhyay, Saibal ^d  

^a PURDUE UNIVERSITY   (United States)

^b INTEL CORPORATION   (United States)

^c Case Western Reserve University   (United States)

^d GEORGIA INSTITUTE OF TECHNOLOGY   (United States)

Author keywords

Domain wall motion; in memory computing; magnetic tunnel junction; neuromorphic computing; spin torque oscillator; spin transfer torque

Indexed keywords

DOMAIN WALLS; MAGNETIZATION; MOS DEVICES; NANOMAGNETICS; SEMICONDUCTOR DEVICES; TUNNEL JUNCTIONS;

DOMAIN WALL MOTION; MAGNETIC TUNNEL JUNCTION; NEUROMORPHIC COMPUTING; SPIN TRANSFER TORQUE; SPIN-TORQUE OSCILLATORS;

TORQUE;

EID: 85027935760     PISSN: 21563357     EISSN: None     Source Type: Journal    
DOI: 10.1109/JETCAS.2015.2405171     Document Type: Article

References (88)

1. J. Slonczewski, "Current-driven excitation of magnetic multi-layers," J. Magn. Magn. Mater., vol. 159, no. 1-2, pp. L1-L7, Jun. 1996.
2. L. Berger, "Emission of spin waves by a magnetic multilayer traversed by a current," Phys. Rev. B, vol. 54, no. 13, pp. 9353-9358, Oct. 1996.
3. E. Y. Tsymbal and D. G. Pettifor, "Perspectives of giant magneto-resistance," Solid State Phys. Adv. Res. Appl., vol. 56, pp. 113-237, 2001.
4. S. Yuasa, T. Nagahama, A. Fukushima, Y. Suzuki, and K. Ando, "Giant room-temperature magnetoresistance in single-crystal Fe/MgO/Fe magnetic tunnel junctions," Nat. Mater., vol. 3, no. 12, pp. 868-871, Dec. 2004.
5. Y. Huai, F. Albert, P. Nguyen, M. Pakala, and T. Valet, "Observation of spin-transfer switching in deep submicron-sized and low-resistance magnetic tunnel junctions," Appl. Phys. Lett., vol. 84, no. 16, p. 3118, 2004.
6. M. Julliere, "Tunneling between ferromagnetic films," Phys. Lett. A, vol. 54, no. 3, pp. 225-226, Sep. 1975.
7. M. N. Baibich, J. M. Broto, A. Fert, F. N. Van Dau, and F. Petroff, "Giant magnetoresistance of (001)Fe/(001)Cr magnetic superlattices," Phys. Rev. Lett., vol. 61, no. 21, pp. 2472-2475, Nov. 1988.
8. K. K. Bhuwalka et al., "Vertical tunnel field-effect transistor," Electron Devices, IEEE Transact. on, vol. 51, no. 2, pp. 279-282, 2004.
9. K. Boucart and A. M. Ionescu, "Double-gate tunnel FET with highgate dielectric," IEEE Trans. Electron Devices, vol. 54, no. 7, pp. 1725-1733, Jul. 2007.
10. G. Autès, J. Mathon, and A. Umerski, "Strong enhancement of the tunneling magnetoresistance by electron filtering in an Fe/MgO/Fe/ GaAs(001) junction," Phys. Rev. Lett., vol. 104, no. 21, p. 217202, May 2010.
11. P. Mavropoulos, M. Lezaíc, and S. Blügel, "Half-metallic ferro-magnets for magnetic tunnel junctions by ab initio calculations," Phys. Rev. B, vol. 72, no. 17, p. 174428, Nov. 2005.
12. M. Bowen et al., "Nearly total spin polarization in from tunneling experiments," Appl. Phys. Lett., vol. 82, no. 2, p. 233, 2003.
13. T. Sasaki et al., "Local magnetoresistance in Fe/MgO/Si lateral spin valve at room temperature," Appl. Phys. Lett., vol. 104, no. 5, pp. 052404-1-052404-4, Feb. 2014.
14. Y. Ji, A. Hoffman, J. S. Jiang, and S. D. Bader, "Spin injection, diffusion, and detection in lateral spin-valves," Appl. Phys. Lett., vol. 85, no. 25, pp. 9218-9220, Dec. 2004.
15. Y. Fukuma et al., "Giant enhancement of spin accumulation and longdistance spin precession in metallic lateral spin valves," NatureMater., vol. 11, no. 7, pp. 527-531, Jul. 2011.
16. R. D. McMichael and M. J. Donahue, "Head to head domain wall structures in thin magnetic strips," IEEE Trans. Magn., vol. 33, no. 5, pp. 4167-4169, Sep. 1997.
17. Y. Nakatani, A. Thiaville, and J. Miltat, "Head-to-head domain walls in soft nano-strips: A refined phase diagram," J. Magn. Magn. Mater., vol. 290, pp. 750-753, Apr. 2005.
18. I. Dzyaloshinsky, "A thermodynamic theory of 'weak' ferromag-netism of antiferromagnetics," J. Phys. Chem. Solids, vol. 4, no. 4, pp. 241-255, Jan. 1958.
19. T. Moriya, "Anisotropic superexchange interaction and weak ferromagnetism," Phys. Rev., vol. 120, no. 1, pp. 91-98, Oct. 1960.
20. M. Heide, G. Bihlmayer, and S. Blügel, "Dzyaloshinskii-Moriya interaction accounting for the orientation of magnetic domains in ultrathin films: Fe/W(110)," Phys. Rev. B, vol. 78, no. 14, p. 140403, Oct. 2008.
21. K. S. Ryu, L. Thomas, S. H. Yang, and S. Parkin, "Chiral spin torque at magnetic domain walls," Nature Nanotech., vol. 8, no. 7, pp. 527-533, Jul. 2013.
22. S. Emori, U. Bauer, S. M. Ahn, E. Martinez, and G. S. D. Beach, "Current-driven dynamics of chiral ferromagnetic domain walls," Nature Mater., vol. 12, no. 7, pp. 611-616, Jun. 2013.
23. A. Yamaguchi et al., "Effect of Joule heating in current-driven domain wall motion," Appl. Phys. Lett., vol. 86, no. 1, p. 012511, 2005.
24. C. Y. You, I. M. Sung, and B. K. Joe, "Analytic expression for the temperature of the current-heated nanowire for the current-induced domain wall motion," Appl. Phys. Lett., vol. 89, no. 22, p. 222513, 2006.
25. M. Laufenberg et al., "Temperature dependence of the spin torque effect in current-induced domain wall motion," Phys. Rev. Lett., vol. 97, no. 4, p. 046602, Jul. 2006.
26. O. Boulle, G. Malinowski, and M. Klaui, "Current-induced domain wall motion in nanoscale ferromagnetic elements," Mater. Sci. Eng., R, Rep., vol. 72, no. 9, pp. 159-187, Sep. 2011.
27. G. S. D. Beach, M. Tsoi, and J. L. Erskine, "Current-induced domain wall motion," J. Magnet. Magnetic Mater., vol. 320, no. 7, pp. 1272-1281, Apr. 2008.
28. T. Kawahara et al., "2 Mb SPRAM (SPin-Transfer Torque RAM) with bit-by-bit bi-directional current write and parallelizing-direction current read," IEEE J. Solid-State Circuits, vol. 43, no. 1, pp. 109-120, Jan. 2008.
29. K. Ono et al., "A disturbance-free read scheme and a compact stochastic-spin-dynamics-based MTJ circuit model for Gbscale SPRAM," in Proc. IEEE Int. Electron Devices Meet., Dec. 2009, pp. 1-4.
30. C. Lin et al., "45nm low power CMOS logic compatible embedded STT MRAM utilizing a reverse-connection 1T/1MTJ cell," in Proc. IEEE Int. Electron Devices Meet., Dec. 2009, pp. 1-4.
31. Y. M. Lee et al., "Highly scalable STT-MRAM with MTJs of toppinned structure in 1T/1MTJ cell," in Proc. Symp. VLSI Technol., Jun. 2010, pp. 49-50.
32. A. Driskill-Smith et al., "Non-volatile Spin-Transfer Torque RAM (STT-RAM): An analysis of chip data, thermal stability and scalability," in Proc. IEEE Int. Memory Workshop, 2010, vol. 1, pp. 1-3, 408.
33. T. Kawahara, "Challenges toward gigabit-scale spin-transfer torque random access memory and beyond for normally off, green information technology infrastructure (Invited)," J. Appl. Phys., vol. 109, no. 7, p. 07D325, 2011.
34. B. Behin-Aein, D. Datta, S. Salahuddin, and S. Datta, "Proposal for an all-spin logic device with built-in memory," Nature Nanotechnol., vol. 5, no. 4, pp. 266-270, Feb. 2010.
35. B. Behin-Aein, A. Sarkar, S. Srinivasan, and S. Datta, "Switching energy-delay of all spin logic devices," Appl. Phys. Lett., vol. 98, no. 12, p. 123510, Mar. 2011.
36. S. Srinivasan, A. Sarkar, B. Behin-Aein, and S. Datta, "All-spin logic device with inbuilt nonreciprocity," IEEE Trans. Magn., vol. 47, no. 10, pp. 4026-4032, Oct. 2011.
37. C. Augustine, G. Panagopoulos, B. Behin-Aein, S. Srinivasan, A. Sarkar, and K. Roy, "Low-power functionality enhanced computation architecture using spin-based devices," in Proc. IEEE/ACM Int. Symp. Nanoscale Arch., Jun. 2011, pp. 129-136.
38. R. Lippmann, "An introduction to computing with neural nets," IEEE ASSP Mag., vol. 4, no. 2, pp. 4-22, Apr. 1987.
39. M. Sharad, C. Augustine, G. Panagopoulos, and K. Roy, "Spin-based neuron model with domain wall magnets as synapse," IEEE Trans. Nano., vol. 11, no. 4, pp. 843-853, Jul. 2012.
40. M. Sharad, D. Fan, K. Aitken, and K. Roy, "Energy-efficient non-Boolean computing with spin neurons and resistive memory," IEEE Trans. Nano., vol. 13, no. 1, pp. 23-34, Jan. 2013.
41. M. Sharad, D. Fan, and K. Roy, "Spin-neurons: A possible path to energy efficient neuromorphic computers," JAP.
42. D. Fan, M. Sharad, A. Sengupta, and K. Roy, Hierarchical temporal memory based on spin-neurons and resistive memory for energy-efficient brain-Inspired computing 2014 [Online]. Available: arXiv:1402. 2902, to be published
43. D. Fan, M. Sharad, and K. Roy, "Design and synthesis of ultra low energy spin-memristor threshold logic," IEEE Trans. Nanotechnol., vol. 13, no. 3, pp. 574-583, May 2014.
44. K. Roy, M. Sharad, D. Fan, and K. Yogendra, "Brain-inspired computing with spin torque devices," in Design, Automat. Test Eur. Conf. Exhibit., 2014, pp. 1-6.
45. S. Ramasubramanian, R. Venkatesan, M. Sharad, K. Roy, and A. Raghunathan, "SPINDLE: SPINtronic deep learning engine for large-scale neuromorphic computing," in Proc. 2014 Int. Symp. Low Power Electron. Design, 2014, pp. 15-20.
46. S. H. Jo, T. Chang, I. Ebong, B. B. Bhadviya, P. Mazumder, and W. Lu, "Nanoscale memristor device as synapse in neuromorphic systems," Nano Lett., vol. 10, no. 4, pp. 1297-1301, 2010.
47. T. Kimura and Y. Otani, "Large spin accumulation in a Permalloysilver lateral spin valve," Phys. Rev. Lett., vol. 99, p. 196604, 2007.
48. S. Haykin, Neural Networks: A Comprehensive Foundation. NewYork: Macmillan, 1994.
49. K. Kodama et al., "Current-perpendicular-to-plane giant magnetoresistance of a spin valve using Co 2 MnSi Heusler alloy electrodes," J. Appl. Phys., vol. 105, no. 7, pp. 07E905-07E905-3, 2009.
50. W. Rippard et al., "Spin-transfer dynamics in spin valves with out-ofplane magnetized CoNi free layers," Phys. Rev. B, vol. 81, no. 1, p. 014426, 2010.
51. K. Ohashi et al., "Low-resistance tunnel magnetoresistive head," IEEE Trans. Mag., vol. 36, no. 5, pp. 2549-2553, Sep. 2002.
52. T. Wada et al., "Spin-transfer-torque-induced RF oscillations in CoFeB/MgO/CoFeB magnetic tunnel junctions under a perpendicular magnetic field," Phys. Rev. B, vol. 81, no. 10, p. 104410, 2010.
53. R. Dlugosz, T. Talaska, and W. Pedrycz, "Current-mode analog adaptive mechanism for ultra-low-power neural networks," IEEE Trans. Circuits Syst., vol. 58, no. 1, pp. 31-35, Jan. 2011.
54. A. Bermak, "A highly scalable 3D chip for binary neural network classification applications," in Proc. IEEE Int. Symp. Circuits Syst., 2003, vol. 5, pp. 685-688.
55. S. Fukami et al., "20-nm magnetic domain wall motion memory with ultralow-power operation," in Proc. IEEE Int. Electron Devices Meet., Dec. 2013, pp. 1-4.
56. D.-T. Ngo, K. Ikeda, and H. Awano, "Direct observation of domain wall motion induced by low-current density in TbFeCo wires," Appl. Phys. Exp., vol. 4, no. 9, p. 093002, 2011.
57. C. K. Lim et al., "Domain wall displacement induced by subnanosecond pulsed current," App. Phy. Lett., vol. 84, no. 15, p. 2820, 2004.
58. M. Sharad, K. Yogendra, and K. Roy, "Dual pillar spin torque nanooscillator," Appl. Phys. Lett., vol. 103, no. 15, p. 152403, 2013.
59. M. R. Pufall, W. H. Rippard, S. E. Russek, S. Kaka, and J. A. Katine, "Electrical measurement of spin-wave interactions of proximate spin transfer nanooscillators," Phys. Rev. Lett., vol. 97, no. 8, p. 087206, 2006.
60. A. N. Slavin and V. S. Tiberkevich, "Nonlinear self-phase-locking effect in an array of current-driven magnetic nanocontacts," Phys. Rev. B, vol. 72, no. 9, p. 092407, 2005.
61. T. Moriyama et al., "Phase locking and frequency doubling in spintransfer-torque oscillators with two coupled free layers," Phys. Rev. B, vol. 86, no. 6, p. 060411, 2012.
62. G. Csaba and W. Porod, "Computational study of spin-torque oscillator interactions for non-Boolean computing applications," IEEE Trans. Mag., vol. 49, no. 7, pp. 4447-4451, Jul. 2013.
63. B. Razavi, "A study of injection locking and pulling in oscillators," IEEE J. Solid-State Circuits, vol. 39, no. 9, pp. 1415-1424, Sep. 2004.
64. B. Georges et al., "Coupling efficiency for phase locking of a spin transfer nano-oscillator to a microwave current," Phys. Rev. Lett., vol. 101, no. 1, p. 017201, 2008.
65. W. H. Rippard et al., "Injection locking and phase control of spin transfer nano-oscillators," Phys. Rev. Lett., vol. 95, no. 6, p. 067203, 2005.
66. L. Liu, C.-F. Pai, D. C. Ralph, and R. A. Buhrman, "Magnetic oscillations driven by the spin hall effect in 3-terminal magnetic tunnel junction devices," Phy. Rev. Lett., vol. 109, no. 18, p. 186602, 2012.
67. L. Liu et al., "Spin-torque switching with the giant spin hall effect of tantalum," Science, vol. 336, no. 6081, pp. 555-558, 2012.
68. C.-F. Pai, L. Liu, Y. Li, H. W. Tseng, D. C. Ralph, and R. A. Buhrman, "Spin transfer torque devices utilizing the giant spin hall effect of tungsten," App. Phy. Lett., vol. 101, no. 12, p. 122404, 2012.
69. L. Q. Liu, T. Moriyama, D. C. Ralph, and R. A. Buhrman, "Spin-torque ferromagnetic resonance induced by the spin hall effect," Phys. Rev. Lett., vol. 106, no. 3, p. 036601, 2011.
70. A. Fert and P. M. Levy, "Spin hall effect induced by resonant scattering on impurities in metals," Phys. Rev. Lett., vol. 106, no. 15, p. 157208, 2011.
71. J. Z. Sun, "Spin-current interaction with a monodomain magnetic body: A model study," Phys. Rev. B, vol. 62, pp. 570-578, 2000.
72. M. Sharad, K. Yogendra, K. Kwon, and K. Roy, "Design of ultra high density and low power computational blocks using nano-magnets," in Proc. 14th Int. Symp. Quality Electron. Design, 2013, pp. 223-230.
73. S. Paul and S. Bhunia, "A scalable memory-based reconfigurable computing framework for nanoscale crossbar," IEEE Trans. Nanotechnol., vol. 11, no. 3, pp. 451-462, May 2012.
74. S. Paul, R. Karam, S. Bhunia, and R. Puri, "Energy-efficient hardware acceleration through computing in the memory," in Design Automat. Test Eur., 2014.
75. S. Paul, A. Krishna, W. Qian, R. Karam, and S. Bhunia, "MAHA: An energy-efficient malleable hardware accelerator for data-intensive applications," IEEE Trans. Very Large Scale (VLSI) Syst., 2014, to be published.
76. S. Paul, S. Chatterjee, S. Mukhopadhyay, and S. Bhunia, "Nanoscale reconfigurable computing using non-volatile 2-D STTRAM array," in Proc. 9th Int. Conf. Nanotechnol., 2009, pp. 880-883.
77. S. Paul, S. Chatterjee, S. Mukhopadhyay, and S. Bhunia, "Energy-efficient reconfigurable computing using a circuit-architecture-software co-design approach," IEEE J. Emerg. Sel. Topics Circuits Syst., vol. 1, no. 3, pp. 369-380, Sep. 2011.
78. M. Hosomi et al., "A novel non-volatile nemory with spin torque transfer magnetization switching: Spin-RAM," in IEDM, 2005, pp. 459-462.
79. T. Kawahara et al., "2Mb Spin-Transfer Torque RAM (SPRAM) with bit-by-bit bidirectional current write and parallelizing-direction current read," in IEEE Int. Solid-State Circuits Conf. Digest Tech. Papers, Feb. 2007, pp. 480-617.
80. S. Tehrani et al., "Magnetoresistive random access memory using magnetic tunnel junctions," Proc. IEEE, vol. 91, no. 5, pp. 703-714, May 2003.
81. S. Paul and S. Bhunia, "Reconfigurable computing using content addressable memory for improved performance and resource usage," in Proc. 45th ACM/IEEE Design Automat. Conf., 2008, pp. 786-791.
82. Predictive technology models [Online]. Available: http://www.eas.asu. edu~ptm/latest.html
83. Full CAD flow for heterogeneous FPGAs: Ver. 5 [Online]. Available: http://www.eecg.utoronto.ca/vpr/
84. ITRS 2008 Update on Emerging Research Devices [Online]. Available: http://www.itrs.net/Links/2008ITRS/Update/2008-Update.pdf
85. N. Bruchon et al., "New non-volatile FPGA concept using magnetic tunneling junction," in IEEE Comput. Soc. Annu. Symp. Emerg. VLSI Technol. Archit., 2006.
86. W. Zhao et al., "Integration of Spin-RAM Technology in FPGA Circuits," presented at the IEEE Comput. Soc. Annu. Symp. Emerg. VLSI Technol. Archit., Karlsruhe, Germany, 2006.
87. S. Paul et al., "Hybrid CMOS-STTRAM non-volatile FPGA: Design challenges and optimization approaches," in Int. Conf. Computer-Aided Design, 2008, pp. 589-592.
88. Intelligent FPGA architecture repository [Online]. Available: http:// www.eecg.utoronto.ca/vpr/architectures/architecture-table.html