Challenges toward gigabit-scale spin-transfer torque random access memory and beyond for normally off, green information technology infrastructure (Invited)

Journal of Applied Physics

Volumn 109, Issue 7, 2011, Pages

  Kawahara, Takayuki ^a  

^a HITACHI LTD   (Japan)

Author keywords

[No Author keywords available]

Indexed keywords

ARRAY CONFIGURATIONS; DESIGN ISSUES; FEATURE SIZES; GREEN IT; INFORMATION TECHNOLOGY INFRASTRUCTURE; MEMORY CELL; MEMORY STRUCTURE; MULTI-BITS; NON-VOLATILE RAMS; NORMALLY OFF; OPERATION MODE; POWER CONSUMPTION; RANDOM ACCESS MEMORIES; RESISTANCE-AREA PRODUCTS; SPIN TRANSFER TORQUE; THERMAL STABILITY; TMR DEVICE; TUNNELING MAGNETO RESISTIVE;

DYNAMIC RANDOM ACCESS STORAGE; FLASH MEMORY; THERMODYNAMIC STABILITY;

INFORMATION TECHNOLOGY;

EID: 79955430982     PISSN: 00218979     EISSN: None     Source Type: Journal    
DOI: 10.1063/1.3556681     Document Type: Conference Paper

References (19)

1. T. Kawahara, IEEE J. Solid-State Circuits 28 (11), 1136 (1993). 10.11092F4.245594
2. A. P. Chandrakasan, S. Sheng, and R. W. Brodersen, IEEE J. Solid-State Circuits 473 (1992).
3. Y. Nakagome, M. Horiguchi, T. Kawahara, and K. Itoh, IBM J. Res. Dev. 47 (5/6), 525-552 (2003). 10.1147/rd.475.0525
4. K. Itoh, Dig. Tech. Pap.-IEEE Int. Solid-State Circuits Conf. 14 (2009).
5. T. Kawahara, H. Takahashi, and H. Ohno, SPRAM (SPin-transfer torque RAM) technology for green IT world., in IEEE International Conference on Electron Devices and Solid-State Circuits (EDSSC), Plenary Talk (IEEE, New York, 2008), pp. 1-2.
6. T. Kawahara, Spin-transfer torque RAM: A low-power flash., in 39th European Solid-State Device Research Conference (ESSDERC), Tutorial 5 Disruptive Technologies for More Moore (2009).
7. M. Hosomi, A novel nonvolatile memory with spin torque transfer magnetization switching: Spin-RAM., in IEEE International Electron Devices Meeting (2005), pp. 459-462. (Pubitemid 46370888)
8. R. Takemura, IEEE J. Solid-State Circuits, 869 (2010).
9. K. Tsuchida, Dig. Tech. Pap.-IEEE Int. Solid-State Circuits Conf. 258 (2010).
10. A. Driskill-Smith, Non-volatile spin-transfer torque RAM (STT-RAM): An analysis of chip data, thermal stability and scalability., in IEEE International Memory Workshop (2010), pp. 39-40.
11. T. Kawahara, Dig. Tech. Pap.-IEEE Int. Solid-State Circuits Conf. 480 (2007).
12. J. Hayakawa, Jpn. J. Appl. Phys. 44, L1267 (2005). 10.11432FJJAP.44.L1267
13. C. Yoshida, IEEE Int. Reliab. Phys. Symp. Proc. 139 (2009).
14. K. Hosotani, IEEE Int. Reliab. Phys. Symp. Proc. 650 (2007).
15. R. Takemura, TMR Design Methodology for Spin-transfer torque RAM (SPRAM) with Nonvolatile and SRAM Compatible Operations., in Non-Volatile Semiconductor Memory Workshop, 2008 and 2008 International Conference on Memory Technology and Design, Opio, France, NVSMW/ICMTD 2008, pp. 54-56, 2008.
16. T. Endoh and T. Hanyu, Impact of spintronic devices for future nano silicon base LSI, in 5th International School and Conference on Spintronics and Quantum Information Technology, Cracow, Poland (2009), pp. 7-11.
17. R. Takemura, Highly-scalable disruptive reading scheme for Gb-scale SPRAM and beyond, in IEEE International Memory Workshop (2010), pp. 37-38.
18. K. Ono, A disturbance-free read scheme and a compact stochastic-spin- dynamics-based MTJ circuit model for Gb-scale SPRAM, in IEEE International Electron Devices Meeting (2009), pp. 9.3.1-9.3.4.
19. T. Ishigaki, A multi-level-cell spin-transfer torque memory with series-stacked magnetotunnel junctions, in Symposium on VLSI Technology (2010), pp. 47-48.