Energy-efficient hardware acceleration through computing in the memory

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 2014, Pages

  Paul, Somnath ^a   Karam, Robert ^b   Bhunia, Swarup ^b   Puri, Ruchir ^c  

^a INTEL CORPORATION   (United States)

^b CASE WESTERN RESERVE UNIVERSITY   (United States)

^c IBM T J WATSON RESEARCH CENTER   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER ARCHITECTURE; HARDWARE; SCALABILITY;

CONFIGURABLE COMPUTING; DATA-INTENSIVE APPLICATION; ENERGY REQUIREMENTS; HARDWARE ACCELERATION; HARDWARE OVERHEADS; HIGH DENSITY MEMORY; INTEGRATION APPROACH; PERFORMANCE SCALABILITY;

ENERGY EFFICIENCY;

EID: 84903828313     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.7873/DATE2014.279     Document Type: Conference Paper

References (12)

1. Intl. Solid State Circuits Conference 2013 Tech Trends [Online] http: //isscc.org/trends/
2. P. Kogge et al., "ExaScale Computing Study: Technology Challenges in Achieving Exascale Systems", Exascale Computing Study Report [Online] http://users.ece.gatech.edu/mrichard/ ExascaleComputingStudyReports/exascale final report 100208.pdf
3. Nicholas. P. Carter et al., "Runnemede: An Architecture for Ubiquitous High-Performance Computing", Intl. Symposium on High-Performance Computer Architecture, 2013.
4. S. Pawlowski, "Architectural Considerations For Todays Technology Trends", [Online] http://eecs.oregonstate.edu/research/vlsi/teaching/ ECE570 WIN13/Pawlowskin%20Februaryn%2022n%202013n %20OSU.pdf
5. C. Villa et al., "A 45nm 1Gb 1.8V phase-change memory", Solid-State Circuits Conference Digest of Technical Papers (ISSCC), 2010 IEEE International, vol., no., pp.270,271, 7-11 Feb. 2010.
6. A. Kawahara et al., "An 8Mb multi-layered cross-point ReRAM macro with 443MB/s write throughput", Solid-State Circuits Conference Digest of Technical Papers (ISSCC), 2012 IEEE International, vol., no., pp.432,434, 19-23 Feb. 2012.
7. T. Kawahara, "Challenges toward gigabit-scale spin-transfer torque random access memory and beyond for normally off, green information technology infrastructure", Jnl. of Applied Phys., Vol. 109, No. 7, 2011.
8. C.E. Kozyrakis et al., "Scalable processors in the billion-transistor era: IRAM", Computer, Vol. 30, No. 9, 1997.
9. Final Report: Processor-In-Memory (PIM) based Architectures for PetaFlops Potential Massively Parallel Processing [Online] http://ntrs. nasa.gov/archive/nasa/casi.ntrs.nasa.g
10. S. Paul et al., "Energy-Efficient Reconfigurable Computing Using a Circuit-Architecture-Software Co-Design Approach", IEEE Journal on Emerging and Selected Topics in Ckts. and Sys., Vol. 1, No. 3, 2011.
11. W. Kim et al., "Multi-layered vertical gate NAND flash overcoming stacking limit for terabit density storage", Proc. VLSI Tech., June, 2009.
12. Micron 1Gb NAND Flash Data Sheet [Online] http://download.micron. com/pdf/datasheets/flash/nand/1gb nand m48a.pdf