Current-mode analog adaptive mechanism for ultra-low-power neural networks

IEEE Transactions on Circuits and Systems II: Express Briefs

Volumn 58, Issue 1, 2011, Pages 31-35

  Dlugosz, Rafal ^a,b,c   Talaska, Tomasz ^a   Pedrycz, Witold ^d  

^a UNIVERSITY OF TECHNOLOGY AND LIFE SCIENCES   (Poland)

^b POZNAN UNIVERSITY OF TECHNOLOGY   (Poland)

^c EPFL   (Switzerland)

^d UNIVERSITY OF ALBERTA   (Canada)

Author keywords

Adaptive mechanism (ADM); analog memory (AM); current mode; hardware neural networks (NNs); leakage compensation

Indexed keywords

ADAPTIVE SYSTEMS; DELTA MODULATION; LOW POWER ELECTRONICS; SEMICONDUCTOR DEVICE MANUFACTURE; SIGNAL ANALYSIS; WIRELESS SENSOR NETWORKS;

ADAPTIVE MECHANISM; ANALOG MEMORY; CURRENT MODE; HARDWARE NEURAL NETWORKS; LEAKAGE COMPENSATION;

NEURAL NETWORKS;

EID: 79251486324     PISSN: 15497747     EISSN: 15583791     Source Type: Journal    
DOI: 10.1109/TCSII.2010.2092827     Document Type: Article

References (22)

1. O. Rajaee, A. Jahanian, and M. S. Bakhtiar, "A low voltage, high speed, high resolution class AB switched current sample and hold", in Proc. IEEE Int. Symp. Circuits Syst., Kos, Greece, May 2006, pp. 1039-1042.
2. J. J. Segura-Juárez, D. Cuesta-Frau, L. Samblas-Pena, and M. Aboy, "A microcontroller-based portable electrocardiograph recorder", IEEE Trans. Biomed. Eng., vol. 51, no. 9, pp. 1686-1690, Sep. 2004.
3. M. O'Halloran and R. Sarpeshkar, "A 10-nW 12-bit accurate analog storage cell with 10-aA leakage", IEEE J. Solid-State Circuits, vol. 39, no. 11, pp. 1985-1996, Nov. 2004.
4. J. A. De Lima and A. S. Cordeiro, "A low-voltage low-power analog memory cell with built-in 4-quadrant multiplication", IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 50, no. 4, pp. 191-195, Apr. 2003.
5. O. T. Inan, L. Giovangrandi, and G. T. A. Kovacs, "Robust neural network-based classification of premature ventricular contractions using wavelet transform and timing interval features", IEEE Trans. Biomed. Eng., vol. 53, no. 12, pp. 2507-2515, Dec. 2006.
6. L. He, W. Hou, X. Zhen, and C. Peng, "Recognition of ECG patterns using artificial neural network", in Proc. Int. Conf. Intell. Syst. Des. Appl., Jinan, China, Oct. 2006, vol. 2, pp. 477-481.
7. R. Dlugosz, T. Talaska, W. Pedrycz, and R. Wojtyna, "Realization of the conscience mechanism in CMOS implementation of winner-takes-all selforganizing neural networks", IEEE Trans. Neural Netw., vol. 21, no. 6, pp. 961-971, Jun. 2010.
8. D. Macq, M. Verleysen, P. Jespers, and J.-D. Legat, "Analog implementation of a Kohonen map with on-chip learning", IEEE Trans. Neural Netw., vol. 4, no. 3, pp. 456-461, May 1993.
9. I. Baturone, S. Sanchez-Solano, and J. L. Huertas, "Self-checking currentmode analogue memory", Electron. Lett., vol. 33, no. 16, pp. 1349-1350, Jul. 1997.
10. C.-Y. Wu and W.-K. Kuo, "A new analog implementation of the Kohonen neural network", in Proc. Int. Symp. VLSI Technol. Syst. Appl., Taipei, Taiwan, 1993, pp. 262-266.
11. J. A. Croon, M. Rosmeulen, S. Decoutere, W. Sansen, and H. E. Maes, "An easy-to-use mismatch model for the MOS transistor", IEEE J. Solid-State Circuits, vol. 37, no. 8, pp. 1056-1064, Aug. 2002.
12. T. Serrano-Gotarredona and B. Linares-Barranco, "CMOS transistor mismatch model valid from weak to strong inversion", in Proc. Eur. Solid-State Circuits Conf., Estoril, Portugal, 2003, pp. 627-630.
13. A. Van den Bosch, M. Steyaert, and W. Sansen, "The extraction of transistor mismatch parameters: The CMOS current-steering D/A converter as a test structure", in Proc. IEEE Int. Symp. Circuits Syst., Geneva, Switzerland, May 2000, vol. 2, pp. 745-748.
14. S. J. Lovett, M. Welten, A. Mathewson, and B. Mason, "Optimizing MOS transistor mismatch", IEEE J. Solid-State Circuits, vol. 33, no. 1, pp. 147-150, Jan. 1998.
15. M. Conti, G. F. Dalla Betta, S. Orcioni, G. Soncini, C. Turchetti, and N. Zorzi, "Test structure for mismatch characterization of MOS transistors in subthreshold regime", in Proc. IEEE Int. Conf. Microelectron. Test Struct., Monterey, CA, 1997, vol. 10, pp. 173-178.
16. E. de Lira Mendes, P. Loumeau, and J.-F. Naviner, "A switched-current sample and hold circuit for low frequency applications", in Proc. IEEE Int. Symp. Circuits Syst., Sydney, Australia, May 2001, vol. 1, pp. 452-455.
17. R. Carmona, S. Espejo, R. Dominguez-Castro, A. Rodriguez-Vazquez, T. Roska, T. Kozek, and L. O. Chua, "A 0.5 μm CMOS CNN analog random access memory chip for massive image processing", in Proc. IEEE Int. Workshop Cellular Neural Netw. Appl., London, U. K., Apr. 1998, pp. 271-276.
18. Y. Sugimoto, "A realization of a below-1-V operational and 30-MS/s sample-and-hold IC with a 56-dB signal-to-noise ratio by applying the current-based circuit approach", IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 51, no. 1, pp. 110-117, Jan. 2004.
19. T. Talaska, R. Dlugosz, and W. Pedrycz, "Adaptive weights change mechanism for Kohonens's neural network implemented in CMOS 0.18 μm technology", in Proc. ESANN, Bruge, Belgium, Apr. 2007, pp. 151-156.
20. F. Goodenough, "Analog technologies of all varieties dominate ISSCC", Electron. Des., vol. 44, no. 4, pp. 96-111, Feb. 1996.
21. R. Difrenza, P. Llinares, and G. Ghibaudo, "A new model for the current factor mismatch in the MOS transistor", Solid State Electron., vol. 47, no. 7, pp. 1167-1171, Jul. 2003.
22. D. Binkley, Tradeoffs and Optimization in Analog CMOS Design. New York: Wiley, 2008, pp. 157-159.