Double-gate tunnel FET with high-κ gate dielectric

IEEE Transactions on Electron Devices

Volumn 54, Issue 7, 2007, Pages 1725-1733

  Boucart, Kathy ^a   Ionescu, Adrian Mihai ^a  

^a EPFL   (Switzerland)

Author keywords

Band to band tunneling; Double gate (DG); Gated p i n diode; High dielectric; Subthreshold swing; Tunnel field effect transistor (FET)

Indexed keywords

BAND-TO-BAND TUNNELING; SUBTHRESHOLD SWING;

ELECTRON TUNNELING; GATE DIELECTRICS; PERMITTIVITY; THRESHOLD VOLTAGE;

GATES (TRANSISTOR);

EID: 34447321846     PISSN: 00189383     EISSN: None     Source Type: Journal    
DOI: 10.1109/TED.2007.899389     Document Type: Article

References (23)

1. J. Quinn, G. Kawamoto, and B. McCombe, "Subband spectroscopy by surface channel tunneling," Surf. Sci., vol. 73, pp. 190-196, May 1978.
2. T. Baba, "Proposal for surface tunnel transistors," Jpn. J. Appl. Phys., vol. 31, no. 4B, pp. L455-L457, Apr. 1992.
3. W. Reddick and G. Amaratunga, "Silicon surface tunnel transistor," Appl. Phys. Lett., vol. 67, no. 4, pp. 494-496, Jul. 1995.
4. J. Koga and A. Toriumi, "Three-terminal silicon surface junction tunneling device for room temperature operation," IEEE Electron Device Lett., vol. 20, no. 10, pp. 529-531, Oct. 1999.
5. W. Hansch, C. Fink, J. Schulze, and I. Eisele, "A vertical MOS-gated Esaki tunneling transistor in silicon," Thin Solid Films, vol. 369, no. 1/2, pp. 387-389, Jul. 2000.
6. C. Aydin, A. Zaslavsky, S. Luryi, S. Cristoloveanu, D. Mariolle, D. Fraboulet, and S. Deleonibus, "Lateral interband tunneling transistor in silicon-on-insulator," Appl. Phys. Lett., vol. 84, no. 10, pp. 1780-1782, Mar. 2004.
7. J. Appenzeller, Y.-M. Lin, J. Knoch, and P. Avouris, "Band-to-band tunneling in carbon nanotube field-effect transistors," Phys. Rev. Lett., vol. 93, no. 19, pp. 196805-1-196805-4, Nov. 2004.
8. P.-F. Wang, K. Hilsenbeck, T. Nirschl, M. Oswald, C. Stepper, M. Weis, D. Schmitt-Landsiedel, and W. Hansch, "Complementary tunneling transistor for low power application," Solid State Electron., vol. 48, no. 12, pp. 2281-2286, Dec. 2004.
9. K. Bhuwalka, M. Born, M. Schindler, M. Schmidt, T. Sulima, and I. Eisele, "P-channel tunnel field-effect transistors down to sub-50 nm channel lengths," Jpn. J. Appl. Phys., vol. 45, no. 4B, pp. 3106-3109, Apr. 2006.
10. K. Bhuwalka, J. Schulze, and I. Eisele, "Scaling the vertical tunnel FET with tunnel bandgap modulation and gate workfunction engineering," IEEE Trans. Electron Devices, vol. 52, no. 5, pp. 909-917, May 2005.
11. K. Bhuwalka, J. Schulze, and I. Eisele, "Performance enhancement of vertical tunnel field-effect transistor with SiGe in the delta p+ layer," Jpn. J. Appl. Phys., vol. 43, no. 7A, pp. 4073-4078, 2004.
12. M. Born, K. Bhuwalka, M. Schindler, U. Abelein, M. Schmidt, T. Sulima, and I. Eisele, "Tunnel FET: A CMOS device for high temperature applications," in Proc. 15th Int. Conf. Microelectron., 2006, pp. 124-127.
13. T. Nirschl, S. Henzler, J. Fischer,M. Fukle, A. Bargagli-Stoffi, M. Sterkel, J. Sedlmeir, C. Weber, R. Heinrich, U. Schaper, J. Einfeld, R. Neubert, U. Feklmann, K. Stahrenberg, E. Ruderer, G. Georgakos, A. Huber, R. Kakoschke, W. Hansch, and D. Schmitt-Landsiedel, "Scaling properties of the tunneling field effect transistor (TFET): Device and circuit," Solid State Electron., vol. 50, no. 1, pp. 44-51, Jan. 2006.
14. Q. Zhang, W. Zhao, and A. Seabaugh, "Analytic expression and approach for low subthreshold-swing tunnel transistors," in Proc. DRC, Santa Barbara, CA, Jun. 20-22, 2005, pp. 161-162.
15. Semiconductor Industry Association (SIA), International Technology Roadmap for Semiconductors (ITRS), 2005. Online. Available: http://www.itrs.net/
16. B. Guillaumot, X. Garros, F. Lime, K. Oshima, B. Tavel, J. A. Chroboczek, P. Masson, R. Truche, A. M. Papon, F. Martin, J. F. Damlencourt, S. Maitrejean,M. Rivoire, C. Leroux, S. Cristoloveanu, G. Ghibaudo, J. L. Autran, T. Skotnicki, and S. Deleonibus, "75 nm damascene metal gate and high-k integration for advanced CMOS devices," in IEDM Tech. Dig., Dec. 8-10, 2002, pp. 355-358.
17. G. Hurkx, D. Klaassen, and M. Knuvers, "A new recombination model for device simulation including tunneling," IEEE Trans. Electron Devices vol. 39, no. 2, pp. 331-338, Feb. 1992.
18. Atlas User's Manual, Silvaco Int., Santa Clara, CA, May 26, 2006.
19. K. Kim and J. Fossum, "Double-gate CMOS: Symmetrical- versus asymmetrical-gate devices," IEEE Trans. Electron Devices, vol. 48, no. 2, pp. 294-299, Feb. 2001.
20. J. Knoch and J. Appenzeller, "A novel concept for field-effect transistors_The tunneling carbon nanotube FET," in Proc. 63rd DRC Jun. 20-22, 2005, vol. 1, pp. 153-156.
21. K. Boucart and A. M. Ionescu, "Double gate tunnel FET with ultrathin silicon body and high-k gate dielectric," in Proc. ESSDERC, 2006, pp. 383-386.
22. F. Balestra, S. Cristoloveanu, M. Benachir, J. Brini, and T. Elewa, "Double-gate silicon-on-insulator transistor with volume inversion: A new device with greatly enhanced performance," IEEE Electron Device Lett., vol. EDL-8, no. 9, pp. 410-412, Sep. 1987.
23. J. McPherson, J.-Y. Kim, A. Shanware, and H. Mogul, "Thermochemical description of dielectric breakdown in high dielectric constant materials," Appl. Phys. Lett., vol. 82, no. 13, pp. 2121-2123, Mar. 2003.