Energy-efficient non-boolean computing with spin neurons and resistive memory

IEEE Transactions on Nanotechnology

Volumn 13, Issue 1, 2014, Pages 23-34

  Sharad, Mrigank ^a   Fan, Deliang ^a   Aitken, Kyle ^a   Roy, Kaushik ^a  

^a Purdue University   (United States)

Author keywords

Hardware; low power; magnets; memory; pattern matching

Indexed keywords

ASSOCIATIVE MEMORY; CMOS ANALOG CIRCUITS; COMPUTING CIRCUITS; CROSS-BAR MEMORY; ENERGY EFFICIENT; LOW POWER; LOWER-POWER CONSUMPTION; SPIN-TORQUE SWITCHING;

ANALOG CIRCUITS; ASSOCIATIVE PROCESSING; COMPUTER HARDWARE; DATA STORAGE EQUIPMENT; ENERGY EFFICIENCY; FACE RECOGNITION; MAGNETS; PATTERN MATCHING;

NEURONS;

EID: 84892591900     PISSN: 1536125X     EISSN: None     Source Type: Journal    
DOI: 10.1109/TNANO.2013.2286424     Document Type: Article

References (35)

1. S. Shin, K. Kim, and S. M. Kang, "Memristor applications for programmable analog ICs," IEEE Trans.Nanotechnol., vol. 10, no. 2, pp. 266-274, 2011.
2. R. Berdan, T. Prodromakis, and C. Toumazou, "High precision analogue memristor state tuning," Electron. Lett., vol. 48, no. 18, pp. 1105-1107, 2012.
3. F. Miao, W. Yi, I. Goldfarb, J. J. Yang, M. Zhang, M. D. Pickett, J. P. Strachan,G.Medeiros-Ribeiro, and R. S.Williams, "Continuous electrical tuning of the chemical composition of TaOx-based memristors," in Proc. ACS Nano., 2012, vol. 6, no. 3, pp. 2312-2318.
4. A. Basu and P. Hasler, "Afully integrated architecture for fast and accurate programming of floating gates over six decades of current," IEEE Trans. VLSI Syst., vol. 19, no. 6, pp. 953-962, Jun. 2011.
5. J. Turel, J. H. Lee, X. Ma, and K. K. Likharev, "Neuromorphic architectures for nanoelectronic circuits," Int. J. Circ. Theor. Appl., vol. 32, no. 5, pp. 277-302, 2004.
6. H. H. Li and M. Hu, "Compact model of memristors and its application in computing systems," DATE, pp. 673-678, 2010.
7. S. H. Jo and W. Lu, "CMOS compatible nanoscale nonvolatile resistance switching memory," Nano Lett., vol. 8, no. 2, pp. 392-397, 2008. (Pubitemid 351345988)
8. L. Gao, F. Alibart, and D. B. Strukov, "Analog-input analog-weight dot-product operation with Ag/a-Si/Pt memristive devices," in Proc. VLSISOC, 2012, pp. 88-93.
9. B. Mouttet, "Proposal for memristors in signal processing," NanoNet, vol. 3, pp. 11-13, 2009.
10. D. Morris, D. Bromberg, J. G. Zhu, and L. Pileggi, "mLogic: Ultra-low voltage non-volatile logic circuits using STT-MTJ devices," in Proc.DAC, 2012, pp. 486-491.
11. M. Hu, H. Li, Q. Wu, and G. S. Rose, "Hardware realization of BSB recall function using memristor crossbar arrays," in Proc. DAC, 2012, pp. 498-503.
12. C. K. Lim, T. Devolder, C. Chappert, J. Grollier, V. Cros, A. Vaures, A. Fert, and G. Faini, "Domain wall displacement induced by subnanosecond pulsed current," Appl. Phys. Lett., vol. 84, no. 15, pp. 2820-2822, 2004.
13. J. Vogel, M. Bonfim, N. Rougemaille, O. Boulle, I. M. Miron, "Direct observation of massless domain wall dynamics in nanostripes with perpendicular magnetic anisotropy," Phys. Rev. Lett., vol. 108, no. 24, pp. 247202-1-247202-5, 2012.
14. K. Ikeda and H. Awano, "Direct observation of domain wall motion induced by low-current density in TbFeCo wires," Appl. Phys. Exp., vol. 4, no. 9, p. 3002, 2011.
15. S. Fukami, T. Suzuki, K. Nagahara, N. Ohshima, Y. Ozaki, S. Saito, and R. Nebashi et al., "Low-current perpendicular domain wall motion cell for scalable high-speed MRAM," in Proc. VLSI Tech. Symp., 2009, pp. 230-231.
16. P. R. Kinget, "Device mismatch and tradeoffs in the design of analog circuits," IEEE J. Solid-State Circuits, vol. 40, no. 6, pp. 1212-1224, Jun. 2005. (Pubitemid 40819363)
17. A. Demosthenous, S. Smedley, and J. Taylor, "A CMOS analog winnertake-all network for large-scale applications," IEEE Trans. Fundam. Theory Appl., vol. 45, no. 3, pp. 300-304, Mar. 1998. (Pubitemid 128745086)
18. R. D?ugosz and T. Tomasz, "Low power current-mode binary-tree asynchronous min/max circuit," Microelectron. J., vol. 41, no. 1, pp. 64-73, 2009.
19. S. R. Nassif, "Process variability at the 65 nm node and beyond," in Proc. CICC, 2008, pp. 1-8.
20. M. Sharad, G. Panagopoulos, and K. Roy, "Spin neurons for ultra low power computational hardware," in Proc. IEEE DRC, 2012, pp. 221-222.
21. K. Kim, S. Gaba, D. Wheeler, J. M. Cruz-Albrecht, T. Hussain, N. Srinivasa, and W. Lu, "A functional hybrid memristor crossbar-array/CMOS system for data storage and neuromorphic applications," Nano. Lett., vol. 12, no. 1, pp. 389-395, 2011.
22. C. Augustine, A. Raychowdhury, B. Behin-Aein, S. Srinivasan, J. Tschanz, V. De, and K. Roy, "Numerical analysis of domain wall propagation for dense memory arrays," in Proc. IEDM, 2011, pp. 17.6.1-17.6.4.
23. C. Jung, J. Choi, and K. Min, "Two-step write scheme for reducing sneakpath leakage in complementary memristor array," IEEE Trans. Nanotech., vol. 1, no. 3, pp. 611-618, May 2012.
24. H. Manem and G. S. Rose, "A read-monitored write circuit for 1T1M multi-level memristor memories," in Proc. ISCAS, 2012, pp. 2938-2941.
25. R. O.Duda, P. E. Hart, andD. G. Stork, Pattern Classification. Hoboken, NJ, USA: Wiley, 2012.
26. (2008). [Online]. Available: http://www.cl.cam.ac.uk/research/dtg/ attarchive/facedatabase.html
27. (2008). [Online]. Available: http://cswww.essex.ac.uk/mv/allfaces/index. html
28. A. V. Khvalkovskiy, V. Cros, D. Apalkov, V. Nikitin, M. Krounbi, K. A. Zvezdin, A. Anane, J. Grollier, and A. Fert, "Matching domain-wall configuration and spin-orbit torques for efficient domain-wall motion," Phys. Rev. B, vol. 87, no. 2, pp. 020402-1-020402-5, 2013.
29. W. Zhao, C. Chappert, V. Javerliac, and J. P. Noziere, "High speed, high stability and low power sensing amplifier for MTJ/CMOS hybrid logic circuits," IEEE Trans. Magn., vol. 45, no. 10, pp. 3784-3787, Oct. 2009.
30. M. Sharad, C. Augustine, and K. Roy, "Boolean and non-Boolean computation with spin devices," in Proc. IEDM, 2012, pp. 11-16.
31. M. Sharad, D. Fan, and K. Roy, "Ultra low power associative computing with spin neurons and resistive crossbar memory," in Proc. ACM Design Autom. Conf., 2013, vol. 107, pp. 107-1-107-6.
32. C. W. Smullen, V. Mohan, A. Nigam, S. Gurumurthi, and M. R. Stan, "Relaxing non-volatility for fast andenergy-efficient STT-RAM caches," in Proc. HPCA, 2011, pp. 50-61.
33. J. A. Currivan, Y. Jang, M. D. Mascaro, M. A. Baldo, and C. A. Ross., "Low energy magnetic domain wall logic in short, narrow, ferromagnetic wires," IEEE Magn. Lett., vol. 3, pp. 3000104-3000104, 2012.
34. A. Saberkari, E. Alarćon, and S. B. Shokouhi, "Fast transient currentsteering CMOS LDO regulator based on current feedback amplifier," Integr. VLSI J., vol. 46, no. 2, pp. 165-171, 2013.
35. M. Sharad and K. Roy, "Spin-torque switches for ultra-low energy onchip and inter-chip interconnect," Electron. Device Lett., vol. 43, no. 8, pp. 1068-1070, 2013.