Brain-inspired computing with spin torque devices

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 2014, Pages

  Roy, Kaushik ^a   Sharad, Mrigank ^a   Fan, Deliang ^a   Yogendra, Karthik ^a  

^a Purdue University   (United States)

Author keywords

analog; coupled spin torque nano oscillators; logic; low power; neural networks; non Boolean; programmable logic array; spin; threshold logic

Indexed keywords

DESIGN; ENERGY EFFICIENCY; NEURAL NETWORKS; THRESHOLD LOGIC; TORQUE;

ANALOG; LOGIC; LOW POWER; NANO-OSCILLATOR; NON-BOOLEAN; PROGRAMMABLE LOGIC ARRAY; SPIN;

DATA HANDLING;

EID: 84903828198     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.7873/DATE2014.245     Document Type: Conference Paper

References (38)

1. Kimura et. al., "Switching magnetization of a nanoscale ferromagnetic particle using nonlocal spin injection. Phys. Rev. Lett. 2006
2. M.Yamanouchi et.al., " Velocity of Domain-Wall Motion Induced by Electrical Current in the Ferromagnetic Semiconductor", Physical ReviewLetters, vol.96, pp.096601,2006
3. Behin-Ain et. al., "Proposal for an all-spin logic device with built-in memory", Nature Nanotechnology 2010
4. C. Augustine et al, "Low-Power Functionality Enhanced Computation Architecture Using Spin-Based Devices", NanoArch, 2011
5. M. Sharad et al., "Design of ultra high density and low power computational blocks using nano-magnets." ISQED. 2013.
6. D. E. Nikanov et. al., " Uniform Methodology for Benchmarking Beyond CMOS Devices", CRL, Intel cor., 2012
7. S. Fukami et al., "Low-current perpendicular domain wall motion cell for scalable high-speed MRAM," Symposium on VLSI Technology, 2009.
8. A.V. Khvalkovskiy et al., "Matching domain-wall configuration and spin-orbit torques for efficient domain-wall motion", Physical Review, 2013.
9. J. A. Currivan et al., "Low Energy Magnetic Domain Wall Logic in Short, Narrow, Ferromagnetic Wires", IEEE Mag. Lett., 2012
10. D. Bromberg,., et al. "Novel STT-MTJ Device Enabling All-Metallic Logic Circuits." IEEE Transactions on Magnetics, 2012.
11. J. Wang et al., "Programmable Spintronic Logic Devices for Reconfigurable Computation and BeyondHistory and Outlook." Journal of Nanoelectronics and Optoelectronics 3.1 (2008): 12-23
12. Matsunaga, Shoun, et al. "Fabrication of a nonvolatile full adder based on logic-in-memory architecture using magnetic tunnel junctions." Applied Physics Express 1.9 (2008): 1301
13. Y. Lakys et al. "Low power, high reliability magnetic flip-flop." Electronics letters 46.22 (2010): 1493-1494.
14. N. Bruchon, "New nonvolatile FPGA concept using magnetic tunneling junction." IEEE Annual Symposium on Emerging VLSI Technologies and Architectures.
15. Zhang, Rui, et al. "Synthesis and optimization of threshold logic networks with application to nanotechnologies." DAC, 2008.
16. M. Sharad et al., "Ultra-low Energy, High-Performance Dynamic Resistive Threshold Logic", Submitted to trans. on Nanotech, arxiv.org, 2013
17. M. Sharad et al., "Boolean and Non-Boolean computing With Spin Devices", IEDM, 2012
18. M. Sharad et al., "Ultra Low Energy associative Computing using Spin Neurons", DAC, 2013
19. M. Sharad et al., "Energy-Efficient Non-Boolean Computing With Spin Neurons and Resistive Crossbar Memory", IEEE Transaction on Nanotechnology, 2013
20. M. Sharad et al., "Spintronic Switches for Ultra Low Energy On-Chip and Inter-Chip Current-Mode Interconnects." Electron Device Letter., 2013.
21. M. Sharad et. al, "Spin-based Neuron Model with Domain Wall Magnets as Synapse", Ultra Low Power Neural Networks Using Spin Devices", IEEE Transaction on Nanotechnology, 2012.
22. M. Sharad et. al., "Cognitive Computing with Spin Based Neural Networks", DAC 2012
23. M. Sharad et. al.,"Spin Neurons for Ultra Low Power Computational Hardware", DRC 2012.
24. M. Sharad et. al., "Ultra Low Energy Analog Image Processing Using Spin Based Neurons", Nanoarch 2012.
25. S. H. Jo et.al, "CMOS Compatible Nanoscale Nonvolatile Resistance Switching Memory", ASC, 2008
26. L. Gao et. al., "Analog-Input Analog-Weight Dot-Product Operation with Ag/a-Si/Pt Memristive Devices", VLSISOC, 2012
27. M. Sharad et al., "Proposal for neuromorphic hardware using spin devices." arXiv preprint arXiv:1206.3227, 2012.
28. J. D. Owens et al., "Research challenges for on-chip interconnection networks", Micro, IEEE 27, no. 5 (2007): 96-108.
29. S. K. Lee et al., "A 95fJ/b current-mode transceiver for 10mm on-chip interconnect", ISSCC, 2013, pp. 262-263.
30. M. Sharad and K. Roy, ""Ultra-low Energy Global Interconnects based on Spin Torque Switches", IEDM, 2013
31. M. Sharad et al., "Energy-Efficient MRAM-Access Scheme Using Hybrid-Circuits Based on Spintronic-Sensors", IEEE Sensors, 2013.
32. I. M Miron et al., "Fast current-induced domain-wall motion controlled by the Rashba effect", Nature Materials 10, no. 6 (2011): 419-423
33. P.P.Freitas et. al., "Spin Valve Sensors", Sensors and Actuators A, 2000
34. G. Csaba, et al., "Spin Torque Oscillator Models for Application in Associative Memories", IEEE CNNA, 2012.
35. S. P. Levitan, et al., "Non-Boolean Associative Architectures based on Nano-Oscillators", IEEE CNNA, 2012
36. Z. Zeng et. al., "Ultralow-Current-Density and Bias-Field-Free Spin-Transfer Nano-Oscillator", Nature Scientific Reports, 2013
37. M. Sharad et. al., "Energy Efficient Computing Using Coupled Dual-Pillar Spin Torque Nano Oscillators", Nanoarch, 2012.
38. S. Kaka, et al., "Mutual Phase-Locking of Microwave Spin Torque Nano-Oscillators", Nature Letters, Vol 437, 2005.