System and circuit aspects of nanoelectronics

European Solid-State Circuits Conference

Volumn , Issue , 1998, Pages 18-29

  Goser, Karl ^a   Pacha, Christian ^a  

^a TU DORTMUND UNIVERSITY   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

CIRCUIT COMPLEXITY; FAULT TOLERANT LOGIC; FUNCTIONAL INTEGRATION; INTERCONNECTIVITY; MEMORY APPLICATIONS; NANOELECTRONIC DEVICES; QUANTUM CELLULAR AUTOMATA; RESONANT TUNNELING TRANSISTORS;

CELLULAR AUTOMATA; INTEGRATED CIRCUIT MANUFACTURE; NANOELECTRONICS; QUANTUM ELECTRONICS; SENSITIVITY ANALYSIS;

LOGIC CIRCUITS;

EID: 84893730325     PISSN: 19308833     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ESSCIR.1998.186202     Document Type: Conference Paper

References (59)

1. H. Ahmed. Single electron electronics: Challenge for nanofabrication. Journal on Vacuum Science and Technology B, 15(6):2101-2198,November 1997.
2. T. Akeyoshi, K. Maezawa, and T. Mizutani. Weighted Sum Threshold Logic Operation of MOBILE'S (Monostable-Bistable Transition Logic Element) Using Resonant-Tunneling Transistors. IEEE Electron Device Letters, 14(10):475-477, October 1993.
3. M.G. Ancona. Systolic processor designs using single-electron digital circuits. Superlattices and Microstruc-tures, 20(4):461-471,1996.
4. S. Asai and Y. Wada. Technology Challenges for Integration Near and Below 0.1 um (Invited Paper). Proceedings of the IEEE, 85(4):505-520, April 1997.
5. U. Auer, W.Prost, G.Janssen, M.Agethen, R.Reuter, and F.J.Tegude. A novel 3-D integrated RTD-HFET frequency multiplier. IEEE Journal on Selected Topics in Quantum Electronics, 2(3):650-655, 1996. Special Issue on Ultra Fast Electronics, Optoelectronics, and Photonics.
6. D. G. Austing, T. Honda, and S. Tarucha. Multiple-gated submicron vertical tunnelling structures. Semi-cond. Sci. Technol., 12:631-636, 1997.
7. R. Brent and H.T. Kung. A Regular Layout for Parallel Adders. IEEE Transactions on Computers, 31(3):260-264, March 1982.
8. F. Capasso, S. Sen, and F. Beltram. Quantum-effect devices. In S.M. Sze, editor, High-Speed Semiconductor Devices, pages465-530. Wiley, NY, 1990.
9. L.L. Chang,L. Esaki, andR. Tsu. Resonanttunneling in semiconductor double barriers. Applied Physics Letters, 24(12):593-595, June 1974.
10. K.J. Chen, K. Maezawa, and M. Yamamoto. InP-Based High-Performance Monostable-Bistable Transition Logic Elements (MOBILE's) Using Integrated Multiple-Input Resonant-Tunneling Devices. IEEE Electron Device Letters, 17(3):127-129, March 1996.
11. K.J. Chen, T. Waho, K. Maezawa, and M. Yamamoto. An Exclusive-OR Logic Circuit Based on Controlled Quenching of Series-Connected Negative Differential Resistance Device. IEEE Electron Device Letters, 17(6):309-311, June 1996.
12. L. Chen, R.H. Mathews, L.J. Mahoney, P.A. Maki, K.M. Molvar, J.P. Dage, G.L. Fitch, and T.C.L.G. Soll-ner. New Self-Aligned Planar Resonant-Tunneling Diodes for Monolithic Circuits. IEEE Electron Device Letters, 18(10):489-491, October 1997.
13. R. Compano. Esprit's Advanced Research Initiative in Microelectronics (MEL-ARI). http://www.cordis.lu/esprit/src/melari.htm, 1997.
14. L. Daddaand V. Piuri. Pipelined Adders. IEEE Trans-actionson Computers,45(3):348-356, March1996.
15. D.C Dixon, C.P. Heij, P. Hadley, and J.E. Mooij. Single-Electron Tunneling Logic Devices. 1st. Annual MEL-ARI Workshop on Nano-Scale Integrated Circuits, Lille, France, March 1998.
16. T. Fountain. Fault modelling tolerance in nano circuits. 1st. Annual MEL-ARI Workshop on Nano-Scale Integrated Circuits, Lille, France, March 1998.
17. T.J. Fountain, M.J.B. Duff, D.G. Crawley, C.D. Tom-linson, and C.D. Moffat. The Use of Nanoelectronic Devices in Highly Parallel Computing Systems. IEEE Transactions on VeryLarge Scale Integration Systems, 6(1):31-38, March 1998.
18. M. Goessel and S. Graf. ErrorDetection Circuits.Mc-Graw Hill, 1993.
19. D. Goldhaber-Gordon, M. S. Montemerlo, J. C. Love, G. J. Opiteck, and J. C. Ellenbogen. Overview of Na-noelectronic Devices. Technical report, MITRE Corporation, McLean, Virginia, March 1997.
20. M.J. Goossens, J.H. Ritskes, C.J.M Verhoeven, and A.H.M. van Roermund. Self-learning capabilities of neural nets in SET-technology. In Proceedings ofthe 2nd. Workshop on Innovative Circuits and Systems for Nano Electronics,TUDelft, NL, September 1997.
21. K. Goser, C.Pacha, A. Kanstein, and M.L. Rossmann. Aspects of Systems and Circuits for Nanoelectronics. Proceedings of the IEEE, 85(4):558-573, April 1997.
22. L. Guo, E. Leobandung, and S.Y. Chou. A room-temperature silicon single-electron metal-oxide-semiconductor memory with nanoscale floating-gate and ultranarrow channel. Applied Physics Letters, 70(7):850-852, March 1997.
23. P. Hadley. SET Logic. In Proceedings of the 2nd. Work- shoponInnovativeCircuitsandSystemsforNanoElec-tronics, pages 29-30. TU Delft, NL, September 1997.
24. J. Hoekstra, J.C da Costa, M.J. Goossens, C.J.M Verho-even, and A.H.M. van Roermund. The Application of Neural Networks for Nanoelectronic Circuits. In Proceedings ofNEURAP 98, Marseilles, France, pages 2730, 1998.
25. J.T. Horstmann, U. Hilleringmann, and K. Goser. Detailed Matching Analsis of Sub-50 nm-MOS-Transistor. In Proceedings of the 27th European Solid-State Device Research Conference, pages 240-243, September 1997.
26. R.W. Keyes. What makes a good computer device? Science, 230:138-144,1995.
27. R.A. Kiehl. Nanostructure and Quantum-Effect Electronics in Japan. In IEEE International Solid-State Circuits Conference, pages 122-123, February 1994.
28. W.P. Kirk, X.Zhou, S. Jiang, R.T. Bate, and G. Spencer. Development of High Barrier Quantum Well Het-erostructures for Silicon-Based Nanoelectronics. 1996 Silicon Nanoelectronics Workshop, Hawaii, USA.
29. J. Koga and A. Toriumi. Negative differential conductance at room temperature in three-terminal silicon surface junction tunneling device. Appl. Phys. Lett., 70(16):2138-2140,April 1997.
30. L. Kuehnel. Optimal Purely Systolic Addition. Technical Report 9002, Christian-Albrechts-Universitat Kiel, Germany, April 1990.
31. C.S. Lent and P.D. Tougaw. A Device Architecture for Computing with Quantum Dots (Invited Paper). Pro-ceedingsoftheIEEE, 85(4):541-557, April 1997.
32. Maezawa et al. High-Speed and Low-Power Operation of a Resonant Tunneling Logic Gate MOBILE. IEEE Electron Device Letters, 19(3):80-82, March 1998.
33. D. Matzke. Will Physical Scalability Sabotage Performance Gains. IEEEComputer, pages 37-39, September 1997.
34. J. V. McCanny et al. Bit-level systolic array circuit for matrix vector multiplication. IEE Proceedings, 130(4):125-129, August 1983.
35. J. V. McCanny et al. Optimised bit level systolic array for convolution. IEE Proceedings, 131(6):632-637, October 1984.
36. L. J. Micheel, A. H. Taddiken, and A. C. Seabaugh. Multiple-Valued Logic Computation Circuits using Micro-and Nanoelectronic Devices. In Proceedings of the 23rd Int.Symp. on Muliple Valued Logic, Sacramento, CA, USA, pages 164-169. IEEE Computer Society Press, May 1993.
37. H. Mizuta, K. Katayama, H.O. Mueller, D. Williams, K. Nakazato, and H. Ahmed. High-speed single electron memory: cell design and architecture. In Proceedings of the 2nd Int. Workshop on 'Physics and Modeling of Devices based on Low-dimensional Structures', Aizi, Japan, 1998.
38. L. Molenkamp. Status Report and Prospect for the MEL-ARI Initiative on "Nanoscale Integarted Circuits". Technical report, ESPRIT IV, Microelectronics Advanced Research Initiative, 1997.
39. K. Nakazato, P. J. A. Piotrowicz, D. G. Hasko, and K. Itoh. PLED-Planar Localised Electron Devices. In IEEE International Electron Devices Meeting, Washington DC, December 1997.
40. M. Nicoladis. Efficient Implementations of self-checking adders and ALU's. In Proc. 23rd Int. Symp. on Fault Tolerant Comput., pages 586-595,1993.
41. C. Pacha, K. Goser, and A. Brennemann W. Prost. A Threshold Logic Full Adder Based on Resonant Tunneling Transistors. In European Solid State Circuits Conference (submitted), 1998.
42. C. Pacha, K. Goser, W. Prost, and F.J. Tegude. Resonant Tunneling Based Threshold Logic Circuits. 1st. Annual MEL-ARI Workshop on Nano-Scale Integrated Circuits, Lille, France, March 1998.
43. W. C. B. Peatman, E. R. Brown, M. J. Rooks, P. Maki, W. J. Grimm, and M. Shur. Novel Resonant Tunneling Transistor with High Transconductance at Room Temperature. IEEEElectronDevice Letters, 15(7):236-238, July 1994.
44. W. Prost, P. Veiling, U. Auer, A.Brennemann, C. Pacha, F.F. Goser, and F.J. Tegude. Assesment and the Impact of Structural Paramters and Device Technology on Resonant Tunneling Diode Characteristics. In submitted to EXMATEX, Cardiff, June 1998.
45. J.N. Randall et al. Fabrication of lateral resonant tunneling devices with heterostructure barriers. J. Vac. Sci. Technol., B 14(6):4038-4041, November 1996.
46. J. Robertson et al. RTD/2-D MESFET Logic Element for Compact, Ultra-Low-Power Electronics. IEEE Transactions on Electron Devices, 44(7):1033-1039, July 1997.
47. V. P. Roychowdhury, D. B. Janes, and S. Bandyopad-hyay. Nanoelectronics Architecture for Boolean Logic. Proceedings of the IEEE, 85(4):574-588, April 1997.
48. V. P. Roychowdhury, D. B. Janes, S. Bandyopadhyay, and X. Wang. Collective Computational Activity in Self-Assembled Arrays of Quantum Dots: A Novel Neuromorphic Architecture for Nanoelectronics. IEEE Transactions on Electron Devices, 43(10):1688-1699, October1996.
49. J. Shen, S. Tehrani, H. Goronkin, G. Kramer, and R. Tsui. An Exclusive-Nor Based on Resonant Inter-band Tunneling FET's. IEEE Electron Device Letters, 17(3):94-96, March 1996.
50. Y. Taur and E. J. Nowak. CMOS Devices below 0.1 um: How High Will Performance Go? In IEEE International Electron Devices Meeting, Washington DC, December 1997.
51. G. Toth, C. S. Lent, P. D. Tougaw, Y. Brazhnik, W. Weng, W. Porod, and R. Liu Y. Huang. Quantum cellular neural networks. Superlattices and Microstruc-tures, 20(4), 473-478 1996.
52. T. Uemura and T. Baba. Large Enhancement of Inter-band Tunneling Current Densities of Over 10 A/cm in In0.53Ga0.47As-BasedSurface Tunnel Transistors. IEEE Electron Device Letters, 18(5):225-227, May 1997.
53. M. van Rossum. Prospects of Silicon nanoelectronics. InProceedingsofthe 27th EuropeanSolid-State Device ResearchConference,September1997.
54. P.v.d. Wagt, A. C. Seabaugh, and E. A. Beam. RTD/HFET Low Standby Power SRAM Gain Cell. IEEE Electron Device Letters, 19(1):7-9, January. 1998.
55. Yi Wei, Shaoping Tang, Robert M. Wallace, and Alan C. Seabaugh. Controlled Growth ofSi-Oxide Barriers for Si Based Resonant Tunneling Devices. 1996 Silicon Nanoelectronics Workshop, Hawaii, USA.
56. W. Williamson et al. 12 GHz Clocked Operation of Ultralow Power Interband Resonant Tunneling Diode Pipelined Logic Gates. IEEEJournalofSolid-State Circuits, 32(2):222-231, February 1997.
57. K. Yano et al. A 128Mb Early Prototype for Gi-gascale Single-Electron Memories. In Proceedings of the 1998 International Solid-State Circuits Conference, San Francisco, February 1998.
58. Y.M.Hsu and E.E. SwartzlanderJr. Time redundanter-ror correcting adders and multipliers. In Proc. IEEE Int. Workshop Defect Fault Tolerance VLSI Syst., pages 247-256,1992.
59. N. Yoshikawa, Y. Jinguu, H. Ishibashi, and M. Suga-hara. Complementary Digital Logic Using Resistively Coupled Single-Electron Transistor. Japanese Journal of Appl. Phys., 35(2b):1140-1145, February 1996.