-
2
-
-
0023541902
-
A high-speed 1K × 4-bit static RAM using 0.5.μm-gate HEMT
-
S. Notomi, Y. Awano, M. Kosugi, T. Nagata, K. Kosemura, M. Ono, N. Kobayashi, H. Ishiwari, K. Odani, T. Mimura, and M. Abe, "A high-speed 1K × 4-bit static RAM using 0.5.μm-gate HEMT." in Proc. GaAs IC Symp., 1987, pp 177-180.
-
(1987)
Proc. GaAs IC Symp.
, pp. 177-180
-
-
Notomi, S.1
Awano, Y.2
Kosugi, M.3
Nagata, T.4
Kosemura, K.5
Ono, M.6
Kobayashi, N.7
Ishiwari, H.8
Odani, K.9
Mimura, T.10
Abe, M.11
-
3
-
-
0344433755
-
A 1.2-ns HEMT 64-kb SRAM
-
M. Suzuki, S. Notomi, M. Ono, N. Kobayashi, E. Mitani, K. Odani, T. Mimura, and M. Abe, "A 1.2-ns HEMT 64-kb SRAM." in Int. Solid-State Circuit Conf. Tech. Dig., 1991, pp. 48-49.
-
(1991)
Int. Solid-State Circuit Conf. Tech. Dig.
, pp. 48-49
-
-
Suzuki, M.1
Notomi, S.2
Ono, M.3
Kobayashi, N.4
Mitani, E.5
Odani, K.6
Mimura, T.7
Abe, M.8
-
4
-
-
0026953170
-
A 3.3-V 12ns 16-Mb CMOS SRAM
-
H. Goto, H. Ohkubo, K. Kondou, M. Ohkawa, N. Mitani, S. Horiba, M. Soeda, F. Hayashi, Y. Hachiya, T. Shimizu, M. Ando, and Z, Matsuda, "A 3.3-V 12ns 16-Mb CMOS SRAM." IEEE J. Solid-State Circuits, vol. 27, pp. 1490-1496, 1992.
-
(1992)
IEEE J. Solid-State Circuits
, vol.27
, pp. 1490-1496
-
-
Goto, H.1
Ohkubo, H.2
Kondou, K.3
Ohkawa, M.4
Mitani, N.5
Horiba, S.6
Soeda, M.7
Hayashi, F.8
Hachiya, Y.9
Shimizu, T.10
Ando, M.11
Matsuda, Z.12
-
5
-
-
0025497956
-
Ultra-high-speed HEMT LSI technology
-
M. Abe and T. Mimura, "Ultra-high-speed HEMT LSI technology," in Proc. GaAs IC Symp., 1990, pp. 127-130.
-
(1990)
Proc. GaAs IC Symp.
, pp. 127-130
-
-
Abe, M.1
Mimura, T.2
-
6
-
-
0030409583
-
RTD/HFET low standby power SRAM gain cell
-
J. P. A. van der Wagt, A. C. Seabough, and E. A. Beam, III, "RTD/HFET low standby power SRAM gain cell," in IEDM Tech Dig., 1996, pp. 425-428.
-
(1996)
IEDM Tech Dig.
, pp. 425-428
-
-
Van Der Wagt, J.P.A.1
Seabough, A.C.2
Beam III, E.A.3
-
7
-
-
11644280032
-
Ultralow current-density RTD's for tunneling-based SRAM
-
to be published
-
J. P. A. van der Wagt, A. C. Seabaugh, G. Klimeck, E. A. Beam, III, T. B. Boykin, R. C. Bowen, and R. Lake, "Ultralow current-density RTD's for tunneling-based SRAM," in Proc. 24th Int. Symp. Comp. Semiconduct., to be published.
-
Proc. 24th Int. Symp. Comp. Semiconduct.
-
-
Van Der Wagt, J.P.A.1
Seabaugh, A.C.2
Klimeck, G.3
Beam III, E.A.4
Boykin, T.B.5
Bowen, R.C.6
Lake, R.7
-
8
-
-
0029719920
-
Vertical multi-bit resonant tunneling diode memory cell
-
J. P. A. van der Wagt, H. Tang, T. P. E. Broekaert, and E. A. Beam, III, "Vertical multi-bit resonant tunneling diode memory cell," in Device Res. Conf. Tech. Dig., 1996, pp. 168-169.
-
(1996)
Device Res. Conf. Tech. Dig.
, pp. 168-169
-
-
Van Der Wagt, J.P.A.1
Tang, H.2
Broekaert, T.P.E.3
Beam III, E.A.4
-
9
-
-
0001306295
-
0.47As/AlAs/InAs resonant tunneling diodes with peak-to-valley ratios of 30 at room temperature
-
0.47As/AlAs/InAs resonant tunneling diodes with peak-to-valley ratios of 30 at room temperature." Appl. Phys. Lett., vol. 53, pp. 1545-1547, 1988.
-
(1988)
Appl. Phys. Lett.
, vol.53
, pp. 1545-1547
-
-
Broekaert, T.P.E.1
Lee, W.2
Fonstad, C.G.3
-
10
-
-
0026852510
-
Elimination of mesa-sidewall gate leakage in InAlAs/InGaAs heterostructures by selective sidewall recessing
-
S. R. Bahl and J. A. del Alamo, "Elimination of mesa-sidewall gate leakage in InAlAs/InGaAs heterostructures by selective sidewall recessing," IEEE. Electron Device Lett., vol. 13, pp. 195-197, 1992.
-
(1992)
IEEE. Electron Device Lett.
, vol.13
, pp. 195-197
-
-
Bahl, S.R.1
Del Alamo, J.A.2
-
11
-
-
0021629080
-
TITE RAM: A new SOI DRAM gain cell for Mbit DRAM's
-
H. Shichijo, S. D. S. Malhi, A. H. Shah, G. P. Pollack, W. F. Richardson, M. Elahy, S. Banerjee, R. Womack, and P. K. Chatterjee, "TITE RAM: a new SOI DRAM gain cell for Mbit DRAM's," in Int. Conf. Solid-State Devices Mater. Ext. Abst., 1984, pp. 265-268.
-
(1984)
Int. Conf. Solid-State Devices Mater. Ext. Abst.
, pp. 265-268
-
-
Shichijo, H.1
Malhi, S.D.S.2
Shah, A.H.3
Pollack, G.P.4
Richardson, W.F.5
Elahy, M.6
Banerjee, S.7
Womack, R.8
Chatterjee, P.K.9
-
12
-
-
33744655578
-
A complementary gain cell technology for sub-1 V supply DRAM's
-
S. Shukuri, T. Kure, and T. Nishida, "A complementary gain cell technology for sub-1 V supply DRAM's" in IEDM Tech. Dig., 1992, pp. 1006-1008.
-
(1992)
IEDM Tech. Dig.
, pp. 1006-1008
-
-
Shukuri, S.1
Kure, T.2
Nishida, T.3
-
13
-
-
0028485281
-
An exprimental highdensity DRAM cell with a built-in gain stage
-
W. Kim, J. Kih, G. Kim, S. Jung, and G. Ahn, "An exprimental highdensity DRAM cell with a built-in gain stage," IEEE J. Solid-State Circuits, vol. 29, pp. 978-981, 1994.
-
(1994)
IEEE J. Solid-State Circuits
, vol.29
, pp. 978-981
-
-
Kim, W.1
Kih, J.2
Kim, G.3
Jung, S.4
Ahn, G.5
-
15
-
-
0026820499
-
Multivalued SRAM cell using resonant tunneling diodes
-
S.- J. Wei and H. C. Lin, "Multivalued SRAM cell using resonant tunneling diodes," IEEE J. Solid-State Circuits, vol. 27, pp. 212-216, 1992.
-
(1992)
IEEE J. Solid-State Circuits
, vol.27
, pp. 212-216
-
-
Wei, S.J.1
Lin, H.C.2
-
16
-
-
0029386765
-
Design and analysis of a low-power HEMT SRAM cell
-
E. Bushehri, V. Bratov, A. Thiede, V. Staroselsky, and D. Clark, "Design and analysis of a low-power HEMT SRAM cell," Electron, Lett., vol. 31, pp. 1828-1829, 1995.
-
(1995)
Electron, Lett.
, vol.31
, pp. 1828-1829
-
-
Bushehri, E.1
Bratov, V.2
Thiede, A.3
Staroselsky, V.4
Clark, D.5
-
17
-
-
84937995135
-
Esaki diode high-speed logical circuits
-
E. Goto, K. Mutara, K. Nakazawa, T. Moto-Oka, Y. Matsuoka, Y. Ishibashi, T. Soma, and E. Wada, "Esaki diode high-speed logical circuits," IRE Trans. Electron, Comp., vol. EC-9, pp. 25-29, 1960.
-
(1960)
IRE Trans. Electron, Comp.
, vol.EC-9
, pp. 25-29
-
-
Goto, E.1
Mutara, K.2
Nakazawa, K.3
Moto-Oka, T.4
Matsuoka, Y.5
Ishibashi, Y.6
Soma, T.7
Wada, E.8
-
18
-
-
33846430648
-
A static RAM cell using a double emitter resonant tunneling hot electron transistor for gigabit plus memory applications
-
T. Mori, S. Muto, H. Tamura, and N. Yokoyama, "A static RAM cell using a double emitter resonant tunneling hot electron transistor for gigabit plus memory applications." Jpn. J. Appl. Phys., vol. 33, pp. 790-793, 1994.
-
(1994)
Jpn. J. Appl. Phys.
, vol.33
, pp. 790-793
-
-
Mori, T.1
Muto, S.2
Tamura, H.3
Yokoyama, N.4
-
19
-
-
0029309937
-
Static random access memories based on resonant interband tunneling diodes in the InAs/GaSb/AlSb material system
-
J. Shen, G. Kramer, S. Tehrani, H. Goronkin, and R. Tsui, "Static random access memories based on resonant interband tunneling diodes in the InAs/GaSb/AlSb material system," IEEE Electron Device Lett., vol. 16, pp. 178-180, 1995.
-
(1995)
IEEE Electron Device Lett.
, vol.16
, pp. 178-180
-
-
Shen, J.1
Kramer, G.2
Tehrani, S.3
Goronkin, H.4
Tsui, R.5
|