RTD/2-D MESFET logic element for compact, ultra-low-power electronics

IEEE Transactions on Electron Devices

Volumn 44, Issue 7, 1997, Pages 1033-1039

  Robertson, Jason ^a  

^a University of Virginia   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

LOGIC CIRCUITS; RESONANT CIRCUITS; TUNNEL DIODES;

NARROW CHANNEL EFFECT; RESONANT TUNNELING DIODES; ULTRA LOW POWER ELECTRONICS;

MESFET DEVICES;

EID: 0031175953     PISSN: 00189383     EISSN: None     Source Type: Journal    
DOI: 10.1109/16.595928     Document Type: Article

References (12)

1. K. Lehovec, "GaAs enhancement mode FET-tunnel diode ultra-fast lowpower Inverter and memory cell," IEEE J. Solid-State Circuits, vol. 14, pp. 797-800, Oct. 1979.
2. E. R. Brown, T. C. L. G. Sollner, W. D. Goodhue, and C. D. Parker, "Millimeter-band oscillations based on resonant tunneling in a doublebarrier diode at room temperature," Appl. Phys. Lett. , vol. 50, no. 2, pp. 83-85, Jan. 1987.
3. K. L. Lear, K. Yoh, and J. S. Harris, Jr. , "Monolithic integration of GaAs/AlGaAs resonant tunnel diode load and GaAs enhancement-mode MESFET drivers for tunnel diode FET logic gates," Inst. Phys. Conf. Ser. . no. 96, ch. 9, pp. 593-598, 1989.
4. W. C. B. Peatman, H. Park, and M. Shur, "Two-dimensional metalsemiconductor field effect transistor for ultra-low-power circuit applications," IEEE Electron Device Lett. , vol. 15, pp. 245-247, July 1994.
5. W. C. B. Peatman, M. Hurt, H. Park, T. Ytterdal, R. Tsai, and M. Shur, "Narrow channel 2-D MESFET for low-power electronics," IEEE Trans. Electron Devices, vol. 42, pp. 1569-1573, Sept. 1995.
6. K. Lee, M. Shur, T. A. Fjeldly, and T. Ytterdal, Semiconductor Device Modeling for VLSI. Englewood Cliffs, NJ: Prentice Hall, 1993, p. 450.
7. M. J. Hurt, W. C. B. Peatman, R. Tsai, B. J. Moon, T. Ytterdal, and M. Shur, "Comparison of 2-D and 3-D side-gated FET's," in Proc. Int. Semiconductor Device Research Symp. ISDRS'95, Charlottes ville, VA, 1995, pp. 79-82.
8. G. G. Shahidi, T. H. Ning, R. H. Dennard, and B. Davari, "SOI for low-voltage and high-speed CMOS," in Ext. Abstr. 1994 Int. Conf. Solid-State Dev. and Mater. , Yokahama, Japan, pp. 265-267.
9. W. C. B. Peatman, R. Tsai, T. Ytterdal, M. Hurt, H. Park, J. Gonza- les, and M. Shur, "Sub-half-micrometer width 2-D MESFET," IEEE Electron Device Lett. , vol. 17, pp. 4012, Feb. 1996.
10. E. R. Brown, M. A. Hollis, F. W. Smith, P. A. Asbeck, and K. C. Wang, "Resonant-tunneling-diode speed limits and applications in fast logic circuits," in Proc. Int. Solid-State Circuits Conf. , San Francisco, CA, 1992, p. 142.
11. W. C. B. Peatman, E. R. Brown, M. J. Rooks, P. Maki, W. J. Grimm, and M. Shur, "Novel resonant tunneling transistor with high transconductance at room temperature," IEEE Electron Device Lett. , vol. 15, pp. 236-238, July 1994.
12. V. Kolagunta, D. B. Janes, G. Chen, K. J. Webb, and M. Melloch, "Side-gated resonant tunneling transistors," in Proc. Int. Semiconductor Device Research Symp. ISDRS'95, Charlottesville, VA, Dec. 1995, pp. 739-741.