Systolic processor designs using single-electron digital circuits

Superlattices and Microstructures

Volumn 20, Issue 4, 1996, Pages 461-472

  Ancona, M G ^a  

^a NAVAL RESEARCH LABORATORY   (United States)

Author keywords

Coulomb blockade; Error correction; Single electron digital circuits; Systolic processors

Indexed keywords

DIGITAL SIGNAL PROCESSING; ERROR CORRECTION; SYSTOLIC ARRAYS;

COULOMB BLOCKADE; SINGLE-ELECTRON DIGITAL CIRCUITS; SYSTOLIC PROCESSORS;

DIGITAL CIRCUITS;

EID: 0030413356     PISSN: 07496036     EISSN: None     Source Type: Journal    
DOI: 10.1006/spmi.1996.0103     Document Type: Article

References (39)

1. National Technology Roadmap for Semiconductors, Semiconductor Industry Association, San Jose: (1994).
2. G. W. Anderson, D. C. Webb, A. E. Spezio and J. N. Lee, Proc. IEEE 79, 355 (1991). To meet the requirements of these specialized applications the present approach is to use analog and often non-electronic (e.g. acousto-optic) signal processing methods.
3. K. K. Likharev and V. K. Semenov, IEEE Trans. Appl. Supercond. 1, 3 (1991).
4. D. V. Averin and K. K. Likharev, in Single Charge Tunneling, Plenum, New York, Ch. 9 (1992).
5. C. S. Lent, P. D. Tougaw and W. Porod, Appl. Phys. Lett. 62, 714 (1993).
6. S. Bandyopadhyay, B. Das and A. E. Miller, Nanotechnology 5, 113 (1994).
7. M. T. Bohr, IEDM Tech. Dig. p. 241 (1995).
8. M. I. Lutwyche and Y. Wada, J. Appl. Phys. 75, 3654 (1994)
9. M. Biafore, Physica D 70, 415 (1994).
10. Locally-interconnected architectures are computationally-universal; the issue here is one of efficiency.
11. M. G. Ancona, J. Appl. Phys. 79, 526 (1996).
12. D. V. Averin and K. K. Likharev, in Single Charge Tunneling, Edited by H. Grabert and M. Devoret, Plenum, New York, Ch. 9 (1992).
13. R. W. Rendell, Phys. Rev. B 52, 4684 (1995).
14. H. Pothier, P. Lafarge, P. Orfila, C. Urbina, D. Esteve and M. Devoret, Physica B 169, 573 (1991);
15. H. D. Jensen and J. M. Martinis, Phys. Rev. B 46, 13407 (1992).
16. An electron-turnstile-based design for a single-electron switch has been given by K. Nakazato and J. D. White, IEDM Tech. Dig. p. 487 (1992).
17. M. G. Ancona and R. W. Rendell, J. Appl. Phys. 77, 393 (1995).
18. H. D. Jensen and J. M. Martinis, Physica B 194-196, 1255 (1994).
19. J. M. Martinis, M. Nahum and H. D. Jensen, Phys. Rev. Lett. 72, 904 (1994);
20. M. W. Keller, J. M. Martinis, R. L. Kautz and N. M. Zimmerman, NanoMES '96 Conf., Santa Fe, NM (1996).
21. H. T. Kung and C. E. Leiserson, SIAM Sparse Matrix Proc p. 256 (1978)
22. [A version of this paper appears in C. Mead and L. Conway, Introduction to VLSI Systems Addison-Wesley, Reading: (1980)].
23. S. Y. Kung, VLSI Array Processors Prentice Hall, Englewood Cliffs: (1988).
24. R. I. Hartley and P. F. Corbett, IEEE Trans. Circ. Syst. 37, 707 (1990);
25. K. K. Parhi, IEEE Trans. Circ. Syst. 38, 358 (1991);
26. A. S. Ashur, M. K. Ibrahim and A. Aggoun, IEE Proc.-E 143, 14 (1996). The intermediate approaches which allow the number of bits processed in parallel to be varied and optimized are termed digit-serial.
27. J. V. McCanny and J. G. McWhirter, Electron. Lett. 18, 241 (1982).
28. J. S. Ward, J. V. McCanny and J. G. McWhirter, IEE Proc. 132, 473 (1985). Note: our Figs 2 and 4 are adapted from this paper.
29. S. Winograd, Math. Comput. 32, 175 (1978), this reference provides algorithms for computing DFTs with 2, 3, 4, 5, 7, 9 and 16 points;
30. I. J. Good, J. Roy. Stat. Soc. B 20, 361 (1958);
31. J. H. McClellan and C. M. Rader, Number Theory in Digital Signal Processing, Prentice-Hall, Englewood Cliffs: (1979).
32. R. Lyon, IEEE Trans. Comm. COMM-24, 418 (1976);
33. P Denyer and D. Renshaw, VLSI Signal Processing: A Bit-Serial Approach Addison-Wesley, Reading, MA: (1985).
34. J. v. Neumann, in Automata Studies, Edited by C. E. Shannon and J. McCarthy, Princeton Univ. Press, pp. 43-98 (1956).
35. M. Longden, L. Page and R. Scantlebury, in Micro electronics and Reliability, Vol. 5, Pergamon, Elmsford, NY, p. 39 (1966).
36. More sophisticated approaches involving error-detecting codes could also be used, e.g. see J. Wakerly, Error Detecting Codes, Self-Checking Circuits and Applications, North-Holland, New York (1978).
37. M. Hatamian and G. L. Cash, Proc. IEEE 75, 1192 (1987).
38. K. K. Likharev and A. N. Korotkov, IWCE Conf., Tempe, AZ, (Nov. 1995).
39. J. P Pekola, A. B. Zorin and M. A. Paalanen, Phys. Rev. B 50, 11255 (1994).