Delta-sigma A/D conversion via time-mode signal processing

IEEE Transactions on Circuits and Systems I: Regular Papers

Volumn 56, Issue 9, 2009, Pages 1908-1920

  Taillefer, Christopher S ^a   Roberts, Gordon W ^b  

^a NUANCE COMMUNICATIONS   (United States)

^b MCGILL UNIVERSITY   (Canada)

Author keywords

A D conversion; CMOS; Delta sigma ( ) modulation; Low power; Small area; Time mode signal processing (TMSP)

Indexed keywords

CMOS INTEGRATED CIRCUITS; INTEGRATED CIRCUIT DESIGN; MODULATION;

A/D CONVERSION; DELTA SIGMA; LOW POWER; MODE SIGNALS; SMALL AREA;

ANALOG TO DIGITAL CONVERSION;

EID: 70349263530     PISSN: 15498328     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCSI.2008.2010144     Document Type: Article

References (54)

1. L. Hernandez and E. Prefasi, "Analog-to-digital conversion using noise shaping and time encoding," IEEE Trans. Circuits Syst. I, Analog Digit. Signal Process., vol. 33, no. 7, pp. 2026-2037, Aug. 2008.
2. H. Pekau, A. Yousif, and J. W. Haslett, "A CMOS integrated linear voltage-to-pulse-delay-time converter for time based analog-to-digital converters," in Proc. IEEE Int. Symp. Circuits Syst., 2006, pp. 2373-2376.
3. C. Taillefer and G. W. Roberts, "Process-insensitive modulated-clock voltage comparator," in Proc. IEEE Int. Symp. Circuits Syst., 2006, pp. 3910-3913.
4. T. Watanabe, T. Mizuno, and Y. Makino, "An all-digital analog-to-digital converter with 12-μV/LSB using moving-average filtering," IEEE J. Solid-State Circuits, vol. 38, no. 1, pp. 120-125, Jan. 2003.
5. M. Safi-Harb and G. W. Roberts, "Embedded measurement of GHz digital signals with time amplification in CMOS," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 55, no. 7, pp. 1884-1896, Aug. 2008.
6. M. Oulmane and G. W. Roberts, "Digital domain time amplification in CMOS process," in Proc. Int. Conf. Solid-State Integr. Circuits Technol., 2004, vol. 2, pp. 1416-1420.
7. H. Y. Yang and R. Sarpeshkar, "A time-based energy-efficient analog-to-digital converter," IEEE J. Solid-State Circuits, vol. 40, no. 8, pp. 1590-1601, Aug. 2005.
8. V. Ravinuthula and J. G. Harris, "Time-based arithmetic using step functions," in Proc. IEEE Int. Symp. Circuits Syst., 2004, pp. 305-308.
9. J. Kim and S. Cho, "A time-based analog-to-digital converter using a multi-phase voltage controlled oscillator," in Proc. IEEE Int. Symp. Circuits Syst., 2006, pp. 3934-3937.
10. M. Hovin, A. Olsen, T. S. Lande, and C. Toumazou, "Delta-sigma modulators using frequency modulated intermediate values," IEEE J. Solid-State Circuits, vol. 32, no. 1, pp. 13-22, Jan. 1997.
11. U. Wismar, D. Wisland, and P. Andreani, "0.2 V 0.44 uW 20 kHz analog to digital ΣΔ modulator with 57 fJ/conversion FoM," in Proc. Eur. Solid-State Circuits Conf.,Montreux, Switzerland, Sept. 2006, pp. 187-190.
12. U. Wismar, D. Wisland, and P. Andreani, "0.2 V 7.5 uW 20 kHz ΣΔ modulator with 69 dB SNR in 90 nm CMOS," in Proc. Eur. Solid-State Circuits Conf., Munich, Germany, Sep. 2007, pp. 206-209.
13. C. S. Taillefer and G. W. Roberts, "Delta-sigma analog-to-digital conversion via time-mode signal processing," in Proc. IEEE Int. Symp. Circuits Syst., 2007, pp. 13-16.
14. G. Kim, M. K. Kim, B. S. Chang, and W. Kim, "A low-voltage, low-power CMOS delay element," IEEE J. Solid-State Circuits, vol. 31, no. 7, pp. 966-971, Jul. 1996.
15. W. Rhee, "A low power, wide linear-range CMOS voltage-controlled oscillator," in Proc. IEEE Int. Symp. Circuits Syst., 1998, vol. 2, pp. 85-88.
16. D. A. Badillo and S. Kiaei, "Comparison of contemporary ring oscillators," in Proc. IEEE Radio Freq. Integr. Circuits Symp., 2004, pp. 281-284.
17. J. G. Maneatis, "Low-jitter process-independent DLL and PLL based on self-biased techniques," IEEE J. Solid-State Circuits, vol. 31, no. 11, pp. 1723-1732, Nov. 1996.
18. D. A. Johns and K. Martin, "Oversampling converters," in Analog Integrated Circuit Design. Hoboken, NJ: Wiley, 1997, pp. 546-547.
19. P. M. Aziz, H. V. Sorensen, and J. Van der Spiegel, "An overview of sigma-delta converters: How a 1-bit ADC achieves more than 16-bit resolution," IEEE Signal Process. Mag., vol. 13, no. 1, pp. 61-84, Sept. 1996.
20. M. Burns and G. W. Roberts, "Sampling Theory," in - An Introduction to Mixed-Signal IC Test and Measurement. New York: Oxford Univ. Press, 2001, pp. 166-170.
21. J. Bastos, M. Steyaert, B. Graindourze, and W. Sansen, "Matching of MOS transistors with different layout styles," in Proc. IEEE Int Conf. Microelectron. Test Struct., 1996, vol. 9, pp. 17-18.
22. Y. Geerts, M. S. J. Steyaert, and W. Sansen, "A high-performance multibit ΔΣ CMOS ADC," IEEE J. Solid-State Circuits, vol. 35, no. 12, pp. 1829-1840, Dec. 2000.
23. R. Gaggl, A. Wiesbauer, G. Fritz, C. Schranz, and P. Pessl, "A 85-dB dynamic range multibit delta-sigma ADC for ADSL-CO applications in 0.18- μm CMOS," IEEE J. Solid-State Circuits, vol. 38, no. 7, pp. 1105-1114, Jul. 2003.
24. I. Fujimori and K. Koyama, "A 5v single-chip delta-sigma audio A/D converter with 111 dB dynamic-range," in Proc. Custom Integr. Circuits Conf., 1996, pp. 415-418.
25. I. Fujimori, L. Longo, A. Hairapetian, K. Seiyama, S.Kosic, J. Cao, and S. L. Chan, "A 90-dB SNR 2.5-MHz output-rate ADC using cascaded multibit delta-sigma modulation at 8X oversampling ratio," IEEE J. Solid-State Circuits, vol. 35, no. 12, pp. 1820-1828, Dec. 2000.
26. R. T. Baird and T. S. Fiez, "A low oversampling ratio 14-b 500-kHz ΔΣ ADC with a self-calibrated multibit DAC," IEEE J. Solid-State Circuits, vol. 31, no. 3, pp. 312-320, Mar. 1996.
27. P. Balmelli and Q. Huang, "A 25-MS/s 14-b 200-mW ΣΔ modulator in 0.18- μm CMOS," IEEE J. Solid-State Circuits, vol. 39, no. 12, pp. 2161-2169, Dec. 2004.
28. B. P. Brandt and B. A. Wooley, "A 50-MHz multibit sigma-delta modulator for 12-b 2-MHz A/D conversion," IEEE J. Solid-State Circuits, vol. 26, no. 12, pp. 1746-1756, Dec. 1991.
29. T. L. Brooks, D. H. Robertson, D. F. Kelly, A. Del Muro, and S. W. Harston, "A cascaded sigma-delta pipeline A/D converter with 1.25 MHz signal bandwidth and 89 dB SNR," IEEE J. Solid-State Circuits, vol. 32, no. 12, pp. 1896-1906, Dec. 1997.
30. R. del Rio, J. M. de la Rosa, B. Perez-Verdu, M. Delgado-Restituto, R. Dominguez-Castro, F. Medeiro, and A. Rodriguez-Vazquez, "Highly linear 2.5-V CMOS ΣΔ modulator for ADSL+," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 51, no. 1, pp. 47-62, Jan. 2004.
31. L. Dorrer, A. Di Giandomenico, and A. Wiesbauer, "A 10-Bit, 4 mW continuous-time sigma delta ADC for UMTS in a 0.12 μm CMOS process," in Proc. Eur. Solid-State Circuits Conf., 2003, pp. 245-248.
32. L. Dorrer, F. Kuttner, P. Greco, P. Torta, and T. Hartig, "A 3-mW 74-dB SNR 2-MHz continuous-time delta-sigma ADC with a tracking ADC quantizer in 0.13- μm CMOS," IEEE J. Solid-State Circuits, vol. 40, no. 12, pp. 2416-2427, Dec. 2005.
33. F. Gerfers, M. Ortmanns, and Y. Manoli, "A 1.5-V 12-bit power-efficient continuous-time third-order ΣΔ modulator," IEEE J. Solid-State Circuits, vol. 38, no. 8, pp. 1343-1352, Aug. 2003.
34. J. Grilo, I. Galton, K. Wang, and R. G. Montemayor, "A 12-mW ADC delta-sigma modulator with 80 dB of dynamic range integrated in a single-chip bluetooth transceiver," IEEE J. Solid-State Circuits, vol. 37, no. 3, pp. 271-278, Mar. 2002.
35. S. K. Gupta and V. Fong, "A 64-MHz clock-rate ΣΔ ADC with 88-dB SNDR and - 105-dB IM3 distortion at a 1.5-MHz signal frequency," IEEE J. Solid-State Circuits, vol. 37, no. 12, pp. 1653-1661, Dec. 2002.
36. A. Hamoui and K. Martin, "A 1.8-V 2-MS/s 13-bit ΔΣ A/D converter with pseudo data-weighted-averaging in 0.18 μm digital CMOS," in Proc. Custom Integr. Circuits Conf., 2003, pp. 119-122.
37. R. Jiang and T. S. Fiez, "A 14-bit ΔΣ ADC with 8× OSR and 4-MHz conversion bandwidth in a 0.18-μm CMOS process," IEEE J. Solid-State Circuits, vol. 39, no. 1, pp. 63-74, Dec. 2000.
38. G. C. Ahn, D. Y. Chang, M. E. Brown, N. Ozaki, H. Youra, K. Yamamura, K. Hamashita, K. Takasuka, G. C. Temes, and U. K. Moon, "A 0.6-V 82-dB delta-sigma audio ADC using switched-RC integrators," IEEE J. Solid-State Circuits, vol. 40, no. 12, pp. 2398-2407, Dec. 2005.
39. A. M. Marques, V. Peluso, M. S. J. Steyaert, and W. Sansen, "A 15-b resolution 2-MHz nyquist rate ΔΣ ADC in a 1-μm CMOS technology," IEEE J. Solid-State Circuits, vol. 33, no. 7, pp. 1065-1075, Jul. 1998.
40. F. Medeiro, B. Perez-Verdu, and A. Rodriguez-Vazquez, "A 13-bit, 2.2-MS/s, 55-mW multibit cascade ΣΔ modulator in CMOS 0.7-μm single-poly technology," IEEE J. Solid-State Circuits, vol. 343, no. 6, pp. 748-760, Jun. 1999.
41. M. Safi-Harb and G. W. Roberts, "Low power delta-sigma modulator for ADSL applications in a low-voltage CMOS technology," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 52, no. 10, pp. 2075-2089, Oct. 2005.
42. R. Naiknaware and T. Fiez, "142 dB ΔΣ ADC with a 100 nV LSB in a 3 V CMOS process," in Proc. IEEE Custom Integr. Circuits Conf., 2000, pp. 5-8.
43. K. Nguyen, R. Adams, K. Sweetland, and H. Chen, "A 106-dB SNR hybrid oversampling analog-to-digital converter for digital audio," IEEE J. Solid-State Circuits, vol. 40, no. 12, pp. 2408-2415, Dec. 2005.
44. Y. I. Park, S. Karthikeyan, W. M. Koe, Z. Jiang, and T. C. Tan, "A 16-bit, 5 MHz multi-bit sigma-delta ADC using adaptively randomized DWA," in Proc. IEEE Custom Integr. Circuits Conf., 2003, pp. 115-118.
45. S. Paton, A. Di Giandomenico, L. Hernandez, A. Wiesbauer, T. Potscher, and M. Clara, "A 70-mW 300-MHz CMOS continuous-time ΣΔ ADC with 15-MHz bandwidth and 11 bits of resolution," IEEE J. Solid-State Circuits, vol. 39, no. 7, pp. 1056-1063, July 2004.
46. A. Prasad, A. Chokhawala, K. Thompson, and J. Melanson, "A 120 dB 300 mW stereo audio A/D converter with 110 dB THD+N," in Proc. Eur. Solid-State Circuits Conf., 2004, pp. 191-194.
47. S. Rabii and B. A. Wooley, "A 1.8-V digital-audio sigma-delta modulator in a 0.8-μm CMOS," IEEE J. Solid-State Circuits, vol. 32, no. 6, pp. 783-796, June 1997.
48. R. Reutemann, P. Balmelli, and Q. Huang, "A 33 mW 14b 2.5 MSample/s ΣΔ A/D converter in 0.25 μm digital CMOS," in Proc. IEEE Solid-State Circuits Conf., 2002, pp. 252-495.
49. K. Vleugels, S. Rabii, and B. A. Wooley, "A 2.5-V sigma-delta modulator for broadband communications applications," IEEE J. Solid-State Circuits, vol. 36, no. 12, pp. 1887-1899, Dec. 2001.
50. C. B. Wang, S. Ishizuka, and B. Y. Liu, "A 113-dB DSD audio ADC using a density-modulated dithering scheme," IEEE J. Solid-State Circuits vol. 38, no. 1, pp. 114-119, Jan. 2003.
51. 2," IEEE J. Solid-State Circuits, vol. 38, no. 12, pp. 2061-2068, Dec. 2003.
52. G. Yin, F. Stubbe, and W. Sansen, "A 16-b 320-kHz CMOS A/D converter using two-stage third-order ΣΔ noise shaping," IEEE J. Solid-State Circuits, vol. 28, no. 6, pp. 640-647, Jun. 1993.
53. J. Yu and F. Maloberti, "A low-power multi-bit ΣΔ modulator in 90-nm digital CMOS without DEM," IEEE J. Solid-State Circuits, vol. 40, no. 12, pp. 2428-2436, Dec. 2005.
54. R. H. Walden, "Analog-to-digital converter survey and analysis," IEEE J. Sel. Areas Commun., vol. 17, no. 4, pp. 539-550, Apr. 1999.