메뉴 건너뛰기




Volumn 51, Issue 1, 2004, Pages 47-62

Highly linear 2.5-V CMOS ΣΔ modulator for ADSL+

Author keywords

[No Author keywords available]

Indexed keywords

CAPACITORS; CMOS INTEGRATED CIRCUITS; COMPARATOR CIRCUITS; COMPUTER SIMULATION; DELTA SIGMA MODULATION; MIM DEVICES; MONTE CARLO METHODS;

EID: 4644247856     PISSN: 10577122     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCSI.2003.821308     Document Type: Article
Times cited : (38)

References (41)
  • 1
    • 0038697428 scopus 로고    scopus 로고
    • Requirements for embedded data converters in an ADSL communication system
    • Sept
    • H. J. Casier, "Requirements for embedded data converters in an ADSL communication system," Proc. IEEE Int. Conf. Electronics, Circuits and Systems, vol. I, pp. 489-492, Sept. 2001.
    • (2001) Proc. IEEE Int. Conf. Electronics, Circuits and Systems , vol.1 , pp. 489-492
    • Casier, H.J.1
  • 2
    • 0035005422 scopus 로고    scopus 로고
    • A pipeline 15-b Msample/s analog-to-digital converter for ADSL applications
    • May
    • J. Guilherme et al., "A pipeline 15-b Msample/s analog-to-Digital converter for ADSL applications," Proc. IEEE Int. Symp. Circuits and Systems, vol. 1, pp. 396-399, May 2001.
    • (2001) Proc. IEEE Int. Symp. Circuits and Systems , vol.1 , pp. 396-399
    • Guilherme, J.1
  • 5
    • 0036917745 scopus 로고    scopus 로고
    • A 3.3-mW ΣΔ Modulator for UMTS in 0.18-μm CMOS with 70-dB dynamic range in 2-MHz bandwidth
    • Dec
    • R. H. M. Veldhoven et al., "A 3.3-mW ΣΔ Modulator for UMTS in 0.18-μm CMOS with 70-dB dynamic range in 2-MHz bandwidth," IEEE J. Solid-State Circuits, vol. 37, pp. 1645-1652, Dec. 2002.
    • (2002) IEEE J. Solid-State Circuits , vol.37 , pp. 1645-1652
    • Veldhoven, R.H.M.1
  • 6
    • 0035693267 scopus 로고    scopus 로고
    • A 2.5-V sigma-delta modulator for broadband communications applications
    • Dec
    • K. Vleugels, S. Rabii, and B. A. Wooley, "A 2.5-V sigma-delta modulator for broadband communications applications," IEEE J. Solid-State Circuits, vol. 36, pp. 1887-1899, Dec. 2001.
    • (2001) IEEE J. Solid-State Circuits , vol.36 , pp. 1887-1899
    • Vleugels, K.1    Rabii, S.2    Wooley, B.A.3
  • 7
    • 0034479805 scopus 로고    scopus 로고
    • A 90-dB SNR 2.5-MHz output-rate ADC using cascaded multibit delta-sigma modulation at 8 × oversampling
    • Dec
    • I. Fujimori et al., "A 90-dB SNR 2.5-MHz output-rate ADC using cascaded multibit delta-sigma modulation at 8 × oversampling," IEEE J. Solid-State Circuits, vol. 35, pp. 1820-1828, Dec. 2000.
    • (2000) IEEE J. Solid-State Circuits , vol.35 , pp. 1820-1828
    • Fujimori, I.1
  • 8
    • 0036503172 scopus 로고    scopus 로고
    • 12-mW ADC delta-sigma modulator with 80 dB of dynamic range integrated in a single-chip bluetooth transceiver
    • Mar
    • J. Grilo et al., "12-mW ADC delta-sigma modulator with 80 dB of dynamic range integrated in a single-chip bluetooth transceiver," IEEE J. Solid-State Circuits, vol. 37, pp. 271-278, Mar. 2002.
    • (2002) IEEE J. Solid-State Circuits , vol.37 , pp. 271-278
    • Grilo, J.1
  • 10
    • 0036908706 scopus 로고    scopus 로고
    • A 64-MHz clock-rate ΣΔ ADC with 88-dB SNDR and - 105-dB IM3 distortion at a 1.5-MHz signal frequency
    • Dec
    • S. K. Gupta and V. Fong, "A 64-MHz clock-rate ΣΔ ADC with 88-dB SNDR and - 105-dB IM3 distortion at a 1.5-MHz signal frequency," IEEE J. Solid-State Circuits, vol. 37, pp. 1653-1661, Dec. 2002.
    • (2002) IEEE J. Solid-State Circuits , vol.37 , pp. 1653-1661
    • Gupta, S.K.1    Fong, V.2
  • 11
    • 0035821938 scopus 로고    scopus 로고
    • Low-voltage fourth-order CMOS sigma-delta modulator implementation
    • June
    • H. Lampinen and O. Vainio, "Low-voltage fourth-order CMOS sigma-delta modulator implementation," Electron. Lett., vol. 37, pp. 734-735, June 2001.
    • (2001) Electron. Lett. , vol.37 , pp. 734-735
    • Lampinen, H.1    Vainio, O.2
  • 12
    • 0344771175 scopus 로고    scopus 로고
    • A 13-bit, 2.2-MS/s, 55-mW multibit cascade ΣΔ Modulator in CMOS 0.7-μm single-poly technology
    • June
    • F. Medeiro, B. Péréz-Verdú, and A. Rodríguez-Vázquez, "A 13-bit, 2.2-MS/s, 55-mW multibit cascade ΣΔ Modulator in CMOS 0.7-μm single-poly technology," IEEE J. Solid-State Circuits, vol. 34, pp. 748-760, June 1999.
    • (1999) IEEE J. Solid-State Circuits , vol.34 , pp. 748-760
    • Medeiro, F.1    Péréz-Verdú, B.2    Rodríguez-Vázquez, A.3
  • 14
    • 0033358697 scopus 로고    scopus 로고
    • A 3.3-V, 15-bit, delta-sigma ADC with a signal bandwidth of 1.1 MHz for ADSL applications
    • July
    • Y. Geerts, A. Marques, M. Steyaert, and W. Sansen, "A 3.3-V, 15-bit, delta-sigma ADC with a signal bandwidth of 1.1 MHz for ADSL applications," IEEE J. Solid-State Circuits, vol. 34, pp. 927-936, July 1999.
    • (1999) IEEE J. Solid-State Circuits , vol.34 , pp. 927-936
    • Geerts, Y.1    Marques, A.2    Steyaert, M.3    Sansen, W.4
  • 15
    • 0032123891 scopus 로고    scopus 로고
    • A 15-b resolution 2-MHz nyquist rate ΔΣ ADC in a 1-μm CMOS technology
    • July
    • A. M. Marques et al., "A 15-b resolution 2-MHz nyquist rate ΔΣ ADC in a 1-μm CMOS technology," IEEE J. Solid-State Circuits, vol. 33, pp. 1065-1075, July 1998.
    • (1998) IEEE J. Solid-State Circuits , vol.33 , pp. 1065-1075
    • Marques, A.M.1
  • 16
    • 0034225391 scopus 로고    scopus 로고
    • 14-bit 2.2-MS/s sigma-delta ADC's
    • July
    • J. C. Morizio et al., "14-bit 2.2-MS/s sigma-delta ADC's," IEEE J. Solid-State Circuits, vol. 35, pp. 968-976, July 2000.
    • (2000) IEEE J. Solid-State Circuits , vol.35 , pp. 968-976
    • Morizio, J.C.1
  • 17
    • 4644226434 scopus 로고    scopus 로고
    • Top-down design of a xDSL 14-bit 4-MS/s sigma-delta modulator in digital CMOS technology
    • Mar
    • R. del Rio et al., "Top-down design of a xDSL 14-bit 4-MS/s sigma-delta modulator in digital CMOS technology," in Proc. Design, Automation Test in Europe Conf., Mar. 2001, pp. 348-351.
    • (2001) Proc. Design, Automation Test in Europe Conf. , pp. 348-351
    • del Rio, R.1
  • 18
    • 0026400093 scopus 로고
    • A 50-MHz multibit ΣΔ modulator for 12-b 2-MHz A/D conversion
    • Dec
    • B. Brandt and B. A. Wooley, "A 50-MHz multibit ΣΔ modulator for 12-b 2-MHz A/D conversion," IEEE J. Solid-State Circuits, vol. 26, pp. 1746-1756, Dec. 1991.
    • (1991) IEEE J. Solid-State Circuits , vol.26 , pp. 1746-1756
    • Brandt, B.1    Wooley, B.A.2
  • 19
    • 0031333312 scopus 로고    scopus 로고
    • A cascaded sigma-delta pipeline A/D converter with 1.25 MHz signal bandwidth and 89 dB SNR
    • Dec
    • T. L. Brooks et al., "A cascaded sigma-delta pipeline A/D converter with 1.25 MHz signal bandwidth and 89 dB SNR," IEEE J. Solid-State Circuits, vol. 32, pp. 1896-1906, Dec. 1997.
    • (1997) IEEE J. Solid-State Circuits , vol.32 , pp. 1896-1906
    • Brooks, T.L.1
  • 20
    • 0032187834 scopus 로고    scopus 로고
    • A 13-Bit, 1.4-MS/s sigma-delta modulator for RF baseband channel applications
    • Oct
    • A. R. Feldman, B. E. Boser, and P. R. Gray, "A 13-Bit, 1.4-MS/s sigma-delta modulator for RF baseband channel applications," IEEE J. Solid-State Circuits, vol. 33, pp. 1462-1469, Oct. 1998.
    • (1998) IEEE J. Solid-State Circuits , vol.33 , pp. 1462-1469
    • Feldman, A.R.1    Boser, B.E.2    Gray, P.R.3
  • 21
    • 0036177049 scopus 로고    scopus 로고
    • A wideband CMOS sigma-delta modulator with incremental data weighted averaging
    • Jan
    • T.-H. Kuo, K.-D. Chen, and H.-R. Yeng, "A wideband CMOS sigma-delta modulator with incremental data weighted averaging," IEEE J. Solid-State Circuits, vol. 37, pp. 2-10, Jan. 2002.
    • (2002) IEEE J. Solid-State Circuits , vol.37 , pp. 2-10
    • Kuo, T.-H.1    Chen, K.-D.2    Yeng, H.-R.3
  • 22
    • 84893778277 scopus 로고    scopus 로고
    • A 13.5-Bit cost optimized multibit delta-sigma ADC for ADSL
    • Sept
    • A. Wiesbauer et al., "A 13.5-Bit cost optimized multibit delta-sigma ADC for ADSL," Proc. IEEE Eur. Solid-State Circuits Conf., pp. 86-88, Sept. 1999.
    • (1999) Proc. IEEE Eur. Solid-State Circuits Conf. , pp. 86-88
    • Wiesbauer, A.1
  • 23
    • 0029291106 scopus 로고
    • A high resolution multibit sigma-delta modulator with individual level averaging
    • Apr
    • F. Chen and B. H. Leung, "A high resolution multibit sigma-delta modulator with individual level averaging," IEEE J. Solid-State Circuits, vol. 30, pp. 453-460, Apr. 1995.
    • (1995) IEEE J. Solid-State Circuits , vol.30 , pp. 453-460
    • Chen, F.1    Leung, B.H.2
  • 24
    • 0030108394 scopus 로고    scopus 로고
    • A low oversampling ratio 14-b 500-kHz ΔΣ ADC with a self-calibrated multibit DAC
    • Mar
    • R. T. Baird and T. S. Fiez, "A low oversampling ratio 14-b 500-kHz ΔΣ ADC with a self-calibrated multibit DAC," IEEE J. Solid-State Circuits, vol. 31, pp. 312-320, Mar. 1996.
    • (1996) IEEE J. Solid-State Circuits , vol.31 , pp. 312-320
    • Baird, R.T.1    Fiez, T.S.2
  • 25
    • 0005454506 scopus 로고    scopus 로고
    • A monolithic 19 bit 800 Hz low-power multibit sigma delta CMOS ADC using data weighted averaging
    • Sept
    • O. Nys and R. Henderson, "A monolithic 19 bit 800 Hz low-power multibit sigma delta CMOS ADC using data weighted averaging," Proc. IEEE Eur. Solid-State Circuits Conf., pp. 252-255, Sept. 1996.
    • (1996) Proc. IEEE Eur. Solid-State Circuits Conf. , pp. 252-255
    • Nys, O.1    Henderson, R.2
  • 26
    • 0023537896 scopus 로고
    • A 16-bit oversampling A-to-D conversion technology using triple-integration noise shaping
    • Dec
    • Y. Matsuya et al., "A 16-bit oversampling A-to-D conversion technology using triple-integration noise shaping," IEEE J. Solid-State Circuits, vol. 22, pp. 921-929, Dec. 1987.
    • (1987) IEEE J. Solid-State Circuits , vol.22 , pp. 921-929
    • Matsuya, Y.1
  • 27
    • 0027588509 scopus 로고
    • Fourth-Order two-stage delta-sigma modulator using both 1 bit and multibit quantizers
    • May
    • N. Tan and S. Eriksson, "Fourth-Order two-stage delta-sigma modulator using both 1 bit and multibit quantizers," Electron. Lett., vol. 29, pp. 937-938, May 1993.
    • (1993) Electron. Lett. , vol.29 , pp. 937-938
    • Tan, N.1    Eriksson, S.2
  • 29
    • 0033077961 scopus 로고    scopus 로고
    • Distortion analysis of MOS track-and-hold sampling mixers using time-varying Volterra series
    • Feb
    • W. Yu, S. Sen, and B. H. Leung, "Distortion analysis of MOS track-and-hold sampling mixers using time-varying Volterra series," IEEE Trans. Circuits Syst. II, vol. 46, pp. 101-113, Feb. 1999.
    • (1999) IEEE Trans. Circuits Syst. II , vol.46 , pp. 101-113
    • Yu, W.1    Sen, S.2    Leung, B.H.3
  • 30
    • 0001050518 scopus 로고    scopus 로고
    • MOS charge pumps for low-voltage operation
    • Apr
    • J.-T. Wu and K.-L. Chang, "MOS charge pumps for low-voltage operation," IEEE J. Solid-State Circuits, vol. 33, pp. 592-597, Apr. 1998.
    • (1998) IEEE J. Solid-State Circuits , vol.33 , pp. 592-597
    • Wu, J.-T.1    Chang, K.-L.2
  • 31
    • 0009633120 scopus 로고    scopus 로고
    • Analog techniques of all varieties dominate ISSCC
    • Feb
    • F. Goodenough, "Analog techniques of all varieties dominate ISSCC," Electron. Design, vol. 44, pp. 96-111, Feb. 1996.
    • (1996) Electron. Design , vol.44 , pp. 96-111
    • Goodenough, F.1
  • 33
    • 0033884138 scopus 로고    scopus 로고
    • Reliable analysis of settling errors in SC integrators: Applications to ΣΔ Modulators
    • Mar
    • R. del Río et al., "Reliable analysis of settling errors in SC integrators: Applications to ΣΔ Modulators," Electron. Lett., vol. 36, pp. 503-504, Mar. 2000.
    • (2000) Electron. Lett. , vol.36 , pp. 503-504
    • del Río, R.1
  • 34
    • 0020906580 scopus 로고
    • An improved frequency compensation technique for CMOS operational amplifiers
    • Dec
    • B. K. Ahuja, "An improved frequency compensation technique for CMOS operational amplifiers," IEEE J. Solid-State Circuits, vol. SSC-18, pp. 629-633, Dec. 1983.
    • (1983) IEEE J. Solid-State Circuits , vol.SSC-18 , pp. 629-633
    • Ahuja, B.K.1
  • 36
    • 0024178560 scopus 로고
    • Flicker noise characteristics of advanced MOS technologies
    • Dec
    • K. K. Kung et al., "Flicker noise characteristics of advanced MOS technologies," in Int. Electron Device Meeting Tech. Dig., Dec. 1988, pp. 34-37.
    • (1988) Int. Electron Device Meeting Tech. Dig. , pp. 34-37
    • Kung, K.K.1
  • 37
    • 0026821719 scopus 로고
    • A high-speed CMOS comparator with 8-b resolution
    • Feb
    • G. M. Yin, F. Op't Eynde, and W. Sansen, "A high-speed CMOS comparator with 8-b resolution," IEEE J. Solid-State Circuits, vol. 27, pp. 208-211, Feb. 1992.
    • (1992) IEEE J. Solid-State Circuits , vol.27 , pp. 208-211
    • Yin, G.M.1    Op't Eynde, F.2    Sansen, W.3
  • 38
    • 0026407131 scopus 로고
    • A third-order multistage sigma-delta modulator with reduced sensitivity to nonidealities
    • Dec
    • D. B. Ribner et al., "A third-order multistage sigma-delta modulator with reduced sensitivity to nonidealities," IEEE J. Solid-State Circuits, vol. 26, pp. 1764-1774, Dec. 1991.
    • (1991) IEEE J. Solid-State Circuits , vol.26 , pp. 1764-1774
    • Ribner, D.B.1
  • 39
    • 0031188074 scopus 로고    scopus 로고
    • Design strategies and decoupling techniques for reducing the effects of electrical interference in mixed-mode IC's
    • July
    • M. Ingels and M. S. J. Steyaert, "Design strategies and decoupling techniques for reducing the effects of electrical interference in mixed-mode IC's," IEEE J. Solid-State Circuits, vol. 32, pp. 1136-1141, July 1997.
    • (1997) IEEE J. Solid-State Circuits , vol.32 , pp. 1136-1141
    • Ingels, M.1    Steyaert, M.S.J.2
  • 40
    • 0033358707 scopus 로고    scopus 로고
    • The defensive design of printed-circuit boards
    • Sept
    • J. Berrie, "The defensive design of printed-circuit boards," IEEE Spectrum, pp. 76-81, Sept. 1999.
    • (1999) IEEE Spectrum , pp. 76-81
    • Berrie, J.1


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.