A 113-dB DSD audio ADC using a density-modulated dithering scheme

IEEE Journal of Solid-State Circuits

Volumn 38, Issue 1, 2003, Pages 114-119

  Wang, Chris Binan ^a   Ishizuka, Sonny ^a   Liu, Bill Yang ^a  

^a TEXAS INSTRUMENTS   (United States)

Author keywords

Analog to digital converter (ADC); Delta sigma; Digital to analog converter (DAC); Direct stream digital (DSD); Dynamic dithering; Finite impulse response (FIR) filter; Idle tone; Pseudorandom sequence; Pulse code modulation (PCM); Super audio CD (SACD); Switched capacitor circuit

Indexed keywords

CAPACITORS; CMOS INTEGRATED CIRCUITS; DELTA SIGMA MODULATION; FIR FILTERS; HARMONIC DISTORTION; MODULATORS; PULSE CODE MODULATION;

DIRECT STREAM DIGITAL; DYNAMIC DITHERING; IDLE TONE; PSEUDORANDOM SEQUENCE; SWITCHED-CAPACITOR CIRCUIT;

ANALOG TO DIGITAL CONVERSION;

EID: 0037249016     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2002.806260     Document Type: Article

References (13)

1. "Super audio compact disc: A technical proposal," SONY/PHILIPS.
2. N. Horikawa and P. C. Eastty, "'One bit' audio recording," in Proc. AES UK Audio for New Media Conf., London, U.K., Apr. 1996.
3. A. Nishio et al., "A new CD mastering processing using Direct Stream Digital," in Proc. 101st AES Convention, Los Angeles, CA, Nov. 1996.
4. K. Y. Leung, E. J. Swanson, and K. Leung, "A 5 v, 118 dB Delta-Sigma analog-to-digital converter for wideband digital audio," in Proc. ISSCC, Feb. 1997, pp. 218-219.
5. I. Fujimori, K. Koyama, D. Trager, F. Tam, and L. Longo, "A 5-V single-chip Delta-Sigma A/D converter with 111 dB dynamic range," IEEE J. Solid-State Circuits, vol. 32, pp. 329-336, Mar. 1997.
6. R. T. Baird and T. S. Fiez, "Improved Delta Sigma DAC linearity using data weighted averaging," in Proc. 1995 IEEE Int. Symp. Circuits Sys., vol. 1, May 1995, pp. 13-16.
7. T. Cataltepe, A. R. Kramer, L. E. Larson, G. C. Temes, and R. H. Walden, "Digitally corrected multi-bit Delta Sigma data converters," in IEEE Proc. ISCAS'98, May 1989, pp. 647-650.
8. A. Yasuda, H. Tanimoto, and T. Lida, "A 100 KHz 9.6 mW multi bit DAC and ADC using noise shaping dynamic elements matching with tree structure," in Proc. ISSC, 1998, pp. 64-65.
9. S. Nakao, H. Kanayama, T. Murota, and M. Ukawa, "DC dither circuitry and method for Delta-Sigma modulator," U.S. Patent 5 835 038.
10. S. Norsworthy, "Idle channel tone and periodic noise suppression for Sigma-Delta modulators using high-level dither," U.S. Patent 5 144 308.
11. S. Norsworthy and D. Rich, "Method of improving the stability of a Sigma-Delta modulator employing dither," U.S. Patent 5 745 061.
12. S. Norsworthy, R. Schreier, and G. Temes, Delta-Sigma Data Converters: Theory, Design and Simulation. New York: IEEE Press, 1997.
13. C. Wang, "A 20-bit 25-kHz Delta-Sigma A/D converter utilizing a frequency-shaped chopper stabilization scheme," IEEE J. Solid-State Circuits, vol. 36, pp. 566-569, Mar. 2001.