A time-based energy-efficient analog-to-digital converter

IEEE Journal of Solid-State Circuits

Volumn 40, Issue 8, 2005, Pages 1590-1601

  Yang, Heemin Y ^a   Sarpeshkar, Rahul ^a  

^a USA   (United States)

Author keywords

Analog to digital; Asynchronous comparator; Current mode; Dual slope; Energy efficient; Error cancellation; Integrating; Successive subranging; Time based; Time to digital; Time to voltage; Voltage to time

Indexed keywords

ALGORITHMS; AMPLIFICATION; CAPACITORS; ELECTRIC CURRENTS; ELECTRIC POTENTIAL; ENERGY EFFICIENCY; ENERGY UTILIZATION; INTEGRATED CIRCUITS; THERMAL NOISE;

ANALOG-TO-DIGITAL; ASYNCHRONOUS COMPARATOR; CURRENT MODE; DUAL SLOPE; ENERGY EFFICIENT; ERROR CANCELLATION; INTEGRATING; SUCCESSIVE SUBRANGING; TIME-TO-DIGITAL; TIME-TO-VOLTAGE;

ANALOG TO DIGITAL CONVERSION;

EID: 23744476511     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2005.852042     Document Type: Article

References (15)

1. K. Uyttenhove and M. Steyaert, "Speed-power-accuracy tradeoff in high-speed CMOS ADCs," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 49, no. 4, pp. 280-287, Apr. 2002.
2. D. Johns and K.Martin, Analog Integrated Circuit Design. New York: Wiley, 1997, pp. 487-504.
3. B. Razavi, Principles of Data Conversion System Design. New York: Wiley, 1995, pp. 220-224.
4. R. Nutt, K. Milam, and C. W. Williams, "Digital Intervalometer," U.S. Patent 3 983 481, Sep. 28, 1976.
5. B. K. Swann, B. J. Blalock, L. G. Clonts, D. M. Binkley, J. M. Rochelle, E. Breeding, and K. M. Baldwin, "A 100-ps time-resolution CMOS time-to-digital converter for positron emission tomography imaging applications," IEEE J. Solid-State Circuits, vol. 39, no. 11, pp. 1839-1851, Nov. 2004.
6. Y. Ding and R. Harjani, "A universal analytic charge injection model," in Proc. IEEE Int. Symp. Circuits and Systems,vol. 1, Geneva, Switzerland, May 2000, pp. 144-147.
7. R. H. Walden, "Analog-to-digital converter survey and analysis," IEEE J. Select. Areas Commun., vol. 17, no. 4, pp. 539-550, Apr. 1999.
8. R. Sarpeshkar, R. F. Lyon, and C. A. Mead, "A low-power wide-linear-range transconductance amplifier," Analog Integrated Circuits Signal Process., vol. 13, no. 1/2, pp. 123-151, May/Jun. 1997.
9. S.-Y. Chin and C.-Y. Wu, "A CMOS ratio-independent and gain-insensitive algorithmic analog-to-digital converter," IEEE J. Solid-State Circuits, vol. 31, no. 8, pp. 1201-1207, Aug. 1996.
10. D.-Y. Chang and S.-H. Lee, "Design techniques for a low-power low-cost CMOS A/D converter," IEEE J. Solid-State Circuits, vol. 33, no. 8, pp. 1244-1248, Aug. 1998.
11. S. Mortezapour and E. K. F. Lee, "A 1-V 8-bit successive approximation ADC in standard CMOS process," IEEE J. Solid-State Circuits, vol. 35, no. 4, pp. 642-646, Apr. 2000.
12. M. D. Scott, B. E. Boser, and K. S. J. Pister, "An ultralow-energy ADC for smart dust," IEEE J. Solid-State Circuits, vol. 38, no. 7, pp. 1123-1129, Jul. 2003.
13. P. Andreani, F. Bigongiari, R. Roncella, R. Saletti, P. Terreni, A. Bigongiari, and M. Lippi, "Multihit multichannel time-to-digital converter with ±1% differential nonlinearity and near optimal time resolution," IEEE J. Solid-State Circuits, vol. 33, no. 4, pp. 650-656, Apr. 1998.
14. E. Räisänen-Ruotsalainen, T. Rahkonen, and J. Kostamovaara, "An integrated time-to-digital converter with 30-ps single-shot resolution," IEEE J. Solid-State Circuits, vol. 35, no. 10, pp. 1507-1510, Oct. 2000.
15. E. Owen, "The elimination of offset errors in dual-slope analog-to-digital converters," IEEE Trans. Circuits Syst., vol. 27, no. 2, pp. 137-141, Feb. 1990.