A 70-mW 300-MHz CMOS continuous-time ΣΔ ADC with 15-MHz bandwidth and 11 bits of resolution

IEEE Journal of Solid-State Circuits

Volumn 39, Issue 7, 2004, Pages 1056-1063

  Patón, Susana ^a   Di Giandomenico, Antonio ^b   Hernández, Luis ^a   Wiesbauer, Andreas ^b   Pötscher, Thomas ^b   Clara, Martin ^b  

^a UNIVERSIDAD CARLOS III DE MADRID   (Spain)

^b INFINEON TECHNOLOGIES AUSTRIA AG   (Austria)

Author keywords

Analog digital conversion; Continuous time filters; Delta sigma modulation; Low pass filters; Low voltage design; Sigma delta modulation

Indexed keywords

BANDWIDTH; CMOS INTEGRATED CIRCUITS; DELTA SIGMA MODULATION; ELECTRIC POTENTIAL; ENERGY DISSIPATION; LOW PASS FILTERS; OPTICAL RESOLVING POWER; WIRELESS TELECOMMUNICATION SYSTEMS;

CLOCK FREQUENCY; CONTINUOUS-TIME FILTERS; LOW-VOLTAGE DESIGN;

ANALOG TO DIGITAL CONVERSION;

EID: 3042737899     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2004.829925     Document Type: Conference Paper

References (13)

1. B.-M. Min, P. Kim, D. Boisvert, and A. Aude, "A 69 mW 10 b 80 MS/s pipelined CMOS ADC," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, 2003, pp. 324-325.
2. D. Miyazaki, S. Kawahito, and M. Furuta, "A 10-b 30-MS/s low-power pipelined CMOS A/D converter using a pseudodifferential architecture," IEEE J. Solid-State Circuits, vol. 38, pp. 369-373, Feb. 2003.
3. I. Mehr and L. Singer, "A 55-mW, 10-bit, 40-Msample/s Nyquist-rate CMOS ADC," IEEE J. Solid-State Circuits, vol. 35, pp. 318-325, Mar. 2000.
4. I. Fujimori et al., "A 90-dB SNR 2.5-MHz output-rate ADC using cascaded multibit delta-sigma modulation at 8 × oversampling ratio," IEEE J. Solid-State Circuits, vol. 35, pp. 1820-1828, Dec. 2000.
5. Y. Geerts, M. S. J. Steyaert, and W. Sansen, "A high-performance multibit delta sigma CMOS ADC," IEEE J. Solid-State Circuits, vol. 35, pp. 1829-1840, Dec. 2000.
6. L. Luh, J. Choma Jr., and J. Drapper, "A 400 MHz 5th order continuous-time switched-current sigma delta modulator," in Proc. Eur. Solid-State Circuits Conf. (ESSCIRC) 2000, pp. 72-75.
7. D. Cousinard, R. Kanan, M. Kayal, P. Deval, and V. Valence, "Design methodology and practical aspects of a 12-bit high-speed continuous-time sigma-delta ADC," presented at the Embedded Data Converters Workshop (ESSCIRC 2000).
8. M. Moyal, M. Gröpel, H. Werker, G. Mitteregger, and J. Schambacher, "A 700/900 mW/channel CMOS dual analog front end IC for VDSL with integrated 11.5/14.5 dBm line drivers," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, 2003, pp. 416-504.
9. J. A. Cherry and W. M. Snelgrove, Continuous-Time Delta-Sigma Modulators for High-Speed A/D Conversion. Boston, MA: Kluwer, 2000.
10. L. Breems and J. H. Huising, Continuous-Time Sigma-Delta Modulation for A/D Conversion in Radio Receivers. Boston, MA: Kluwer, 2001.
11. S. R. Norsworthy, R. Schreier, and G. C. Ternes, Delta-Sigma Data Converters: Theory, Design and Simulation. New York: Wiley/IEEE Press, 1996.
12. L. Hernandez, A. Wiesbauer, S. Paton, and A. Di Giandomenico, "Modeling and optimization of low pass continuous-time sigma-delta modulators for clock jitter noise reduction," in Proc. IEEE Int. Symp. Circuits and Syst. (ISCAS) 2004, pp. I-1072-1075.
13. M. Ortmanns, F. Gerfers, and Y. Manoli, "Influence of finite integrator gain bandwidth on continuous-time sigma delta modulators," in Proc. IEEE Int. Symp. Circuits and Syst. (ISCAS) 2003, pp. I-925-928.