Low power delta-sigma modulator ADSL applications in a low-voltage CMOS technology

IEEE Transactions on Circuits and Systems I: Regular Papers

Volumn 52, Issue 10, 2005, Pages 2075-2089

  Safi Harb, Mona ^a   Roberts, Gordon W ^a  

^a MCGILL UNIVERSITY   (Canada)

Author keywords

Analog to digital converter (ADC); CMOS; Delta sigma ( ) modulation; Low power; Noise shaping; Switched capacitor circuits

Indexed keywords

ANALOG TO DIGITAL CONVERSION; CAPACITORS; CMOS INTEGRATED CIRCUITS; COMPARATOR CIRCUITS; ELECTRIC NETWORK SYNTHESIS; MATHEMATICAL MODELS; OPERATIONAL AMPLIFIERS; OPTIMIZATION; POLYSILICON; SPURIOUS SIGNAL NOISE; TRANSCONDUCTANCE;

LOW VOLTAGE CMOS TECHNOLOGY; NOISE SHAPING; OPERATIONAL TRANSCONDUCTANCE AMPLIFIER; SWITCHED CAPACITOR CIRCUITS;

DELTA SIGMA MODULATION;

EID: 27644516988     PISSN: 10577122     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCSI.2005.852925     Document Type: Article

References (41)

1. P. Malcovati, S. Brigati, F. Francesconi, F. Maloberti, F. Cusinato, and A. Baschirotto, "Behavioral modeling of switched-capacitor sigma-delta modulators," IEEE Trans. Circuits Syst. I. Fundam. Theory Appl., vol. 50, no. 3, pp. 352-364, Mar. 2003.
2. N. Chandra and G. W. Roberts, "Top-down design methodology for analog circuits using MATLAB and simulink," in Trade-Offs in Analog Circuit Design - The Designer's Companion. Norwell, MA: Kluwer, 2002.
3. F. Medeiro, B. Pérez-Verdú, and A. Rodriguez-Vasquez, Top-Down Design of High-Performance Sigma-Delta Modulators. Norwell, MA: Kluwer, 1998.
4. K. Francken, P. Vancorenland, and G. Gielen, "DAISY: A simulation-based high-level synthesis tool for Δ∑ modulators," in Proc. Int. Conf. Computer Aided Design, Nov. 2000, pp. 188-192.
5. R. Gaggl, M. Inversi, and A. Wiesbauer, "A power optimized 14-bit SC Δ∑ modulator for ADSL CO applications," in Proc. IEEE ISSCC'04, Feb. 2004, pp. 82-514.
6. P. Balmelli and Q. Huang, "A 25 MS/s 14b 200 mW Δ∑ modulator in 0.18 μm CMOS," in Proc. IEEE ISSCC'04, Feb. 2004, pp. 74-514.
7. R. Reutemann, P. Balmelli, and Q. Huang, "A 33-mW 14b 2.5-MSamples/ s, ∑Δ A/D converter in 0.25-μm digital CMOS," in Proc. IEEE ISSCC'02, Feb. 2002, pp. 316-470.
8. I. Fujimori, L. Longo, A. Hairapetian, K. Seiyama, S. Kosic, J. Cao, and S.-L. Chan, "A 90-dB SNR 2.5-MHz output-rate ADC using cascaded multibit delta-sigma modulation at 8X oversampling ratio," IEEE J. Solid-State Circuits, vol. 35, no. 12, pp. 1820-1828, Dec. 2000.
9. S. Rabii and B. A. Wooley, "A 1.8-V digital-audio sigma-delta modulator in 0.8-μm CMOS," IEEE J. Solid-State Circuits, vol. 32, no. 6, pp. 783-796, Jun. 1997.
10. K. Vleugels, S. Rabii, and B. A. Wooley, "A 2.5-V sigma-delta modulator for broad-band communications applications," IEEE J. Solid-State Circuits, vol. 36, no. 12, pp. 1887-1899, Dec. 2001.
11. R. del Rio, F. Medeiro, J. M. de la Rosa, B. Pérez-Verdú, and A. Rodríguez-Vasquez, "A 2.5-V ∑Δ modulator in 0.25-μm CMOS for ADSL," in Proc. IEEE ISCAS'02, vol. 3, May 2002, pp. 301-304.
12. P. Balmelli, H. Qiuting, and F. Piazza, "A 50-mW 14-bit 2.5 MS/s, ∑ = Δ modulator in CMOS 0.25 μm digital CMOS technology," in Proc. IEEE Symp. VLSI Circuits, Jun. 2000, pp. 142-143.
13. R. Gaggl, A. Wiesbauer, G. Fritz, C. Schranz, and P. Pessl, "A 85-dB dynamic range multibit delta-sigma ADC for ADSL-CO applications in 0.18-μm CMOS," IEEE J. Solid-State Circuits, vol. 38, no. 7, pp. 1105-1114, Jul. 2003.
14. Y. Geerts, M. Steyaert, and W. Sansen, "A high performance multibit Δ∑ CMOS ADC," IEEE J. Solid-State Circuits, vol. 35, no. 12, pp. 1829-1840, Dec. 2000.
15. S. K. Gupta, T. L. Brooks, and V. Fong, "A 64 MHz ∑Δ ADC with 105 dB IM3 distortion using a linearized replica sampling network," in Proc. IEEE ISSCC'02, Feb. 2002, pp. 224-462.
16. R. Jiang and T. S. Fiez, "A 1.8 V 14b ∑Δ A/D converter with 4 MSamples/s conversion," in Proc. IEEE ISSCC'02, vol. 1, Feb. 2002, pp. 220-461.
17. A. Hamoui and K. Martin, "A 1.8-V 3-MS/s 13-bit Δ∑ A/D converter with pseudo data-weighted-averaging in 0.18 μm digital CMOS," in Proc. IEEE CICC'03, Sep. 2003, pp. 119-122.
18. Y. Geerts, A. M. Marques, M. Steyaert, and W. Sansen, "A 3.3-V. 15-bit, delta-sigma ADC with a signal bandwidth of 1.1 MHz for ADSL applications," IEEE J. Solid-State Circuits, vol. 34, no. 7, pp. 927-936, Jul. 1999.
19. T.-H. Kuo, K.-D. Chen, and H.-R. Yeng, "A wide-band CMOS sigma-delta modulator with incremental data weighted averaging," IEEE J. Solid-State Circuits, vol. 37, no. 1, pp. 11-17, Jan. 2002.
20. F. Medeiro, B. Pérez-Verdú, and A. Rodríguez-Vasquez, "A 13-bit, 2.2-MS/s, 55-mW multibit cascade Δ∑ modulator in CMOS 0.7-μm single-poly technology," IEEE J. Solid-State Circuits, vol. 34, no. 6, pp. 748-760, Jun. 1999.
21. G. M. Yin, F. Stubbe, and W. Sansen, "A 16-h 320-kHz CMOS A/D converter using two-stage third-order sigma-delta noise-shaping," IEEE J. Solid-State Circuits, vol. 28, no. 6, pp. 640-647, Jun. 1993.
22. A. M. Marques, V. Peluso, M. Steyaert, and W. Sansen, "A 15-b resolution 2-MHz Nyquist rate Δ∑ ADC in a 1-μm CMOS technology," IEEE J. Solid-State Circuits, vol. 33, no. 7, pp. 1065-1075, Jul. 1998.
23. H. Pan, M. Segami, M. Choi, J. Cao, F. Hatori, and A. Abidi, "A 3.3 V, 12b, 50 M Sample/s A/D converter in 0.6 μm CMOS with over 80 dB SFDR," in Proc. IEEE ISSCC'00, vol. 446, Feb. 2000, pp. 40-41.
24. R. del Rio, J. M. de la Rosa, F. Medeiro, B. Pérez-Verdú, and A. Rodríguez-Vasquez, "High-performance sigma-delta ADC for ADSL applications in 0.35-μm CMOS digital technology," in Proc. IEEE ICECS'O1, vol. 1, Sep. 2001, pp. 501-504.
25. B. Brandt and B. A. Wooley, "A 50-MHz multibit sigma-delta modulator for 12-b 2-MHz A/D conversion," IEEE J. Solid-State Circuits, vol. 26, no. 12, pp. 1746-1756, Dec. 1991.
26. M. R. Miller and C. S. Petrie, "A multi-bit sigma-delta ADC for multimode receivers," in Proc. IEEE CICC'02, May 2002, pp. 191-194.
27. T. L. Brooks, D. H. Robertson, D. F. Kelly, A. Del Muro, and S. W. Harston, "A cascaded sigma-delta pipeline A/D converter with 1.25 MHz signal bandwidth and 89 dB SNR," IEEE J. Solid-State Circuits, vol. 32, no. 12, pp. 1896-1906, Dec. 1997.
28. I. Dedic, "A sixth-order triple-loop sigma-delta CMOS ADC with 90 dB SNR and 100 kHz bandwidth," in Proc. IEEE ISSCC'94, Feb. 1994, pp. 188-189.
29. R. T. Baird and T. S. Fiez, "A low oversampling ratio 14-b 500-kHz Δ∑ ADC with a self-calibrated multibit DAC," IEEE J. Solid-State Circuits, vol. 31, no. 3, pp. 312-320, Mar. 1996.
30. Y. Geerts, M. Steyaert, and W. Sansen, "A 12-bit 12.5 MS/s multi-bit Δ∑ CMOS ADC," in Proc. IEEE CICC'00, May 2000, pp. 21-24.
31. F. Chen and B. H. Leung, "A high resolution multibit sigma-delta modulator with individual level averaging," IEEE J. Solid-State Circuits, vol. 30, no. 4, pp. 453-460, Apr. 1995.
32. Z.-Y. Chang, D. Macq, D. Haspeslagh, P. Spruyt, and G. Goffart, "A CMOS analog front-end circuit for an FDM-based ADSL system," IEEE J. Solid-State Circuits, vol. 30, no. 12, pp. 1449-1456, Dec. 1995.
33. SIMULINK and MATLAB User's Guides, 1997.
34. S. R. Norsworthy, R. Schreier, and G. C. Temes, Delta-Sigma Data Converters, Theory, Design, and Simulation. New York: IEEE Press, 1997.
35. A. Marques, V. Peluso, M. Steyaert, and W. Sansen, "optimal parameters for Δ∑ modulator topologies," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 45, no. 9, pp. 1232-1241, Sep. 1998.
36. R. del Río, J. M. de la Rosa, B. Pérez-Verdú, M. Delgado-Restituto, R. Dominguez-Castro, F. Medeiro, and A. Rodríguez-Vasquez, "Highly linear 2.5-V CMOS Δ∑ modulator for ADSL+," IEEE Trans. Circuits Syst. I. Fundam. Theory Appl., vol. 51, no. 1, pp. 47-62, Jan. 2004.
37. G. Olivera-Romero and J. Silva-Martinez, "A folded-cascode ota based on complementary differential-pairs for HF applications," in Proc. IEEE Design of Mixed-Mode Integrated Circuits and Applications, Jul. 1999, pp. 57-60.
38. W. Aloisi, G. Giustolisi, and G. Palumbo, "Analysis and optimization of gain-boosted telescopic amplifiers," in Proc. IEEE ISCAS'02, vol. 1, May 2002, pp. 321-324.
39. M. Das, "Improved design criteria of gain-boosted CMOS OTA with high-speed optimizations," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 49, no. 3, pp. 204-207, Mar. 2002.
40. R. H. M. Van Veldhoven, B. J. Minnis, H. A. Hegt, and A. H. M. Van Roermund, "A 3.3-mW sigma-delta modulator for UMTS in 0.18 μm CMOS with 70 dB dynamic range in 2 MHz bandwidth," IEEE J. Solid-State Circuits, vol. 37, no. 12, pp. 1645-1652, Dec. 2002.
41. S. Rabii and B. Wooley, The Design of Low-Voltage, Low-Power Sigma-Delta Modulators. Norwell, MA: Kluwer, 1999.