A CMOS integrated linear voltage-to-pulse-delay-time converter for time based analog-to-digital converters

Proceedings - IEEE International Symposium on Circuits and Systems

Volumn , Issue , 2006, Pages 2373-2376

  Pekau, Holly ^b   Yousif, Abdel ^b   Haslett, James W ^a  

^a UNIVERSITY OF CALGARY   (Canada)

^b TRLABS   (Canada)

Author keywords

[No Author keywords available]

Indexed keywords

BANDWIDTH; CMOS INTEGRATED CIRCUITS; ELECTRIC INVERTERS; ELECTRIC POTENTIAL; FREQUENCY RESPONSE; LINEARIZATION; MICROPROCESSOR CHIPS; TIME DELAY;

PARALLEL CURRENT STARVING DEVICES; PULSE TIME DELAYS; TIME-TO-DIGITAL CONVERTER (TDC);

ANALOG TO DIGITAL CONVERSION;

EID: 34547329490     PISSN: 02714310     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (6)

1. T. Watanabe, T. Mizuno, and Y. Makino, "An all-digital analog-to-digital converter with 12 - μv LSB using moving-average filtering," IEEE Journal of Solid State Circuits, vol. 38, no. 1, pp. 120-125, Jan. 2003.
2. A. Djemouai, M. Sawan, and M. Slamani, "New 200 MHz frequency-locked loop based on new frequency-to-voltage converters approach," in Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS 1999), vol. 2, Orlando, USA, May 1999, pp. 89-92.
3. _, "New CMOS integrated pulse width modulator for voltage conversion applications," in Proceedings of the 7th IEEE International Conference on Electronics, Circuits and Systems (ICECS 2000), vol. 1, Jounieh, Lebanon, Dec. 2000, pp. 116-119.
4. P. Dudek and S. Szczepanski, "A high resolution CMOS time-to-digital converter using a vernier delay line," IEEE Journal of Solid State Circuits, vol. 35, no. 2, pp. 240-247, Feb. 2000.
5. C. Gray, L. Wentai, W. V. Noije, T. H. Jr., and R. Cavin, "A sampling technique and its CMOS implementation with 1 Gb/s bandwidth and 25 ps resolution," IEEE Journal of Solid State Circuits, vol. 29, no. 3, pp. 340-349, Mar. 1994.
6. A. A. K. El-Sankary and M. Sawan, "New sampling method to improve the SFDR of time-interleaved adc's," in Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS 2003), vol. 1, Bangkok, Thailand, May 2003, pp. 833-836.