Embedded measurement of GHz digital signals with time amplification in CMOS

IEEE Transactions on Circuits and Systems I: Regular Papers

Volumn 55, Issue 7, 2008, Pages 1884-1896

  Safi Harb, Mona ^a   Roberts, Gordon W ^a  

^a MCGILL UNIVERSITY   (Canada)

Author keywords

CMOS; Edge measurement; Low power; Mixed signal testing; Narrow pulse detection; On chip measurement

Indexed keywords

FREQUENCY CONVERTERS;

EDGE MEASUREMENT; LOW POWER; MIXED-SIGNAL TESTING; NARROW PULSE; ON CHIP MEASUREMENTS;

CMOS INTEGRATED CIRCUITS;

EID: 50549088629     PISSN: 10577122     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCSI.2008.918011     Document Type: Article

References (23)

1. N. Abaskharoun and G. W. Roberts, "Circuits for sub-nanosecond signal capture and characterization," in Proc. IEEE CICC, May 2001, pp. 251-254.
2. J.-L. Huang and K.-T. Chang, "An on-chip short-time interval measurement technique for testing high-speed communication links," in Proc. IEEE VTS, Apr./May 2001, pp. 380-385.
3. S. Sunter, A. Roy, and J.-F. Côté, "An automated, complete, structural test solution for SERDES," in Proc. IEEE ITC, Oct. 2004, pp. 95-104.
4. S. L. Lin and S. Mourad, "On-chip rise time measurement," IEEE Trans. Instrum. Meas., vol. 53, no. 4, pp. 1510-1516, Dec. 2004.
5. M. J. W. Rodwell et al., "Active and nonlinear wave propagation devices in ultrafast electronics and optoelectronics," Proc. IEEE vol. 82, no. 7, pp. 1037-1059, Jul. 1994.
6. E. Afshari and A. Hajimiri, "Non-linear transmission lines for pulse shaping in silicon," in Proc. IEEE CICC, Sep. 2003, pp. 91-94.
7. L. Callewaert, W. Eychmans, W. Sansen, E. Gerds, V. Budihartono, F. M. Newcomer, R. P. Van Berg, J. Van Der Spiegel, S. Tedja, and H. H. Williams, "Front end and signal processing electronics for detectors at high luminosity colliders," IEEE Trans. Nucl. Sci., vol. 36, no. 1, pp. 446-457, Feb. 1989.
8. Y. Arai, T. Matsumara, and K. Endo, "A CMOS four-channel x 1 K time memory LSI with 1-ns/b resolution," IEEE J. Solid-State Circuits, vol. 27, no. 3, pp. 359-364, Mar. 1992.
9. A. E. Stevens, R. P. Van Berg, J. Van Der Spiegel, and H. H. Williams, "A time-to-voltage converter and analog memory for colliding beam detectors," IEEE J. Solid-State Circuits, vol. 24, no. 6, pp. 1748-1752, Dec. 1989.
10. E. Raisanen-Rutsalainen, T. Rahkonen, J. Kostamovaara, R. P. Van Berg, J. Van Der Spiegel, and H. H. Williams, "A time digitizer with interpolation based on time-to-voltage conversion," in Proc. IEEE ISCAS, Jun. 1997, pp. 197-200.
11. K. Park and J. Park, "Time-to-digital converter of very high pulse stretching ratio for digital storage oscilloscopes," Rev. Sci. Instrum., vol. 70, no. 2, pp. 1568-1574, Feb. 1999.
12. R. L. Sumner, Apparatus and Method for Measuring Time Intervals With Very High Resolution U.S. Patent 6 137 749, Oct. 24, 2000.
13. D. M. Binkley and M. E. Casey, "Performance of fast monolithic ECL voltage comparators in constant-fraction discriminators and other timing circuits," IEEE Trans. Nucl. Sci., vol. 35, no. 1, pp. 226-230, Feb. 1988.
14. H. Lim and J. Park, "Comparison of time correction using charge amounts, peak values, slew rates, and signal widths in leading-edge discriminators," Rev. Sci. Instrum., vol. 74, no. 6, pp. 3115-3119, Jun. 2003.
15. T. Ruotsalainen, P. Palojarvi, and J. Kostamovaara, "A wide dynamic range receiver channel for a pulsed time-of-flight laser radar," IEEE J. Solid-State Circuits, vol. 36, no. 8, pp. 1228-1238, Aug. 2001.
16. T. Paulus, "Timing electronics and fast timing methods with scintillation detectors," IEEE Trans. Nucl. Sci., vol. NS-32, no. 3, pp. 1242-1249, Jun. 1985.
17. M. J. Loinaz and B. A. Wooley, "A CMOS multichannel IC for pulse timing measurements," IEEE J. Solid-State Circuits, vol. 30, no. 12, pp. 1339-1349, Dec. 1995.
18. N. Sayiner, H. V. Sorenson, and T. R. Viswanathan, "A level-crossing sampling scheme for A/D conversion," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 43, no. 4, pp. 335-339, Apr. 1996.
19. M. Oulmane and G. W. Roberts, "A CMOS time amplifier for high resolution timing measurement," Analog Integr. Circuits Signal Process. J., vol. 43, no. 3, pp. 269-280, Jun. 2005.
20. E. Allier, G. Sicard, L. Fesquet, and M. Renaudin, "A new class of asynchronous A/D converters based on time quantization," in Proc. IEEE Int. Syrup. Asynchronous Circuits Syst., May 2003, pp. 196-205.
21. A. M. Abas, A. Bystrov, D. J. Kinniment, O. V. Maevsky, G. Russell, and A. V. Yakovlev, "Time difference amplifier," Electron. Lett., vol. 38, no. 23, pp. 1437-1438, Nov. 2002.
22. A. Chan and G. W. Roberts, "A jitter characterization system using a component-invariant Vernier delay line," IEEE Trans. Very Large-Scale Integr. (VLSI) Syst., vol. 12, no. 1, pp. 79-95, Jan. 2004.
23. M. Burns and G. W. Roberts, An Introduction to Mixed-Signal IC Test and Measurement. Oxford, U.K.: Oxford Univ. Press, 2001.