High-performance multibit ΔΣ CMOS ADC

IEEE Journal of Solid-State Circuits

Volumn 35, Issue 12, 2000, Pages 1829-1840

  Geerts, Yves ^a   Steyaert, Michel S J ^a   Sansen, Willy ^a  

^a UNIVERSITY OF LEUVEN   (Belgium)

Author keywords

[No Author keywords available]

Indexed keywords

CMOS INTEGRATED CIRCUITS; DELTA SIGMA MODULATION; OPERATIONAL AMPLIFIERS;

OPERATIONAL TRANSCONDUCTANCE AMPLIFIERS; SWITCHED CAPACITOR CIRCUITS;

ANALOG TO DIGITAL CONVERSION;

EID: 0034478801     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/4.890296     Document Type: Article

References (28)

1. C. D. Cabler, "Survey of the state-of-the-art analog front-end circuit techniques for ADSL," in Analog Circuit Design, W. Sansen, J. H. Huijsing, and R. J. Van De Plassche, Eds. Norwood, MA: Kluwer, 1999, pp. 117-125.
2. B. Razavi, Principles of Data Conversion System Design. New York: IEEE Press, 1995.
3. J. M. Ingino and B. A. Wooley, "A continuously calibrated 12-b 10-MS/s, 3.3 V A/D converter," IEEE J. Solid-State Circuits, vol. 33, pp. 1920-1931, Dec. 1998.
4. J. P. Cornil, Z. Y. Chang, W. Overmeire, and J. Verfaille, "A 0.5-μm CMOS ADSL analog front-end IC," in Proc. Int. Solid-State Circuits Conf., San Francisco, CA, Feb. 1999, pp. 238-239.
5. S. Norsworthy, R. Schreier, and G. Temes, Delta-Sigma Data Converters: Theory, Design, and Simulation, NY: IEEE Press, 1996.
6. A. Marques, V. Peluso, M. Steyaert, and W. Sansen, "Optimal parameters for ΔΣ modulator topologies," IEEE Trans. Circuits Syst., vol. 45, pp. 1232-1241, Sept. 1998.
7. _, "A 15-b resolution 2-MHz Nyquist rate ΔΣ ADC in a 1-μm CMOS technology," IEEE J. Solid-State Circuits, vol. 33, pp. 1065-1075, July 1998.
8. Y. Geerts, A. Marques, M. Steyaert, and W. Sansen, "A 3.3-V 15-bit Delta-Sigma ADC with a signal bandwidth of 1.1 MHz for ADSL applications," IEEE J. Solid-State Circuits, vol. 34, pp. 927-936, July 1999.
9. R.W. Adams, "Design and implementation of an audio 18-bit analog-to-digital converter using oversampling techniques," J. Audio Eng. Soc., vol. 34, pp. 153-166, Mar. 1986.
10. B. P. Brandt and B. A. Wooley, "A 50-MHz multibit Sigma-Delta modulator for 12-b 2-MHz A/D conversion," IEEE J. Solid-State Circuits, vol. 26, pp. 1746-1756, Dec. 1991.
11. F. Medeiro, B. Perez-Verdu, and A. Rodriguez-Vazquez, "A 13-bit 2.2-MS/s 55-mW multibit cascade ΣΔ modulator in CMOS 0.7-μm single-poly technology," IEEE J. Solid-State Circuits, vol. 34, pp. 748-760, June 1999.
12. L. R. Carley, "A noise-shaping coder topology for 15+ bit converters," IEEE J. Solid-State Circuits, vol. SC-28, pp. 267-273, Apr. 1989.
13. B. Leung, "Multibit sigma-delta A/D converters incorporating a novel class of dynamic element matching techniques," IEEE Trans. Circuits Syst. II, vol. 39, pp. 35-51, Jan. 1992.
14. R. T. Baird and T. S. Fiez, "Linearity enhancement of multibit ΣΔ A/D and D/A converters using data weighted averaging," IEEE Trans. Circuits Syst. II, vol. 42, pp. 753-762, Dec. 1995.
15. _, "Stability analysis of high-order Delta-Sigma modulation for ADCs," IEEE Trans. Circuits Syst. II, vol. 41, pp. 59-62, Jan. 1994.
16. T. L. Brooks, D. H. Robertson, D. F. Kelly, A. Del Muro, and S. W. Harston, "A cascade Sigma-Delta pipeline A/D converter with 1.25-MHz signal bandwidth and 89-dB SNR," IEEE J. Solid-State Circuits, vol. 32, pp. 1896-1906, Dec. 1997.
17. W. M. C. Sansen, H. Qiuting, and K. A. I. Halonen, "Transient analysis of charge transfer in SC filters - Gain error and distortion," IEEE J. Solid-State Circuits, vol. SC-22, pp. 268-276, Apr. 1987.
18. F. Medeiro, L. Perez-Verdu, and A. Rodriquez-Vazquez, Top-Down Design of High-Performance Sigma-Delta Modulators. Norwood, MA: Kluwer, 1999.
19. O. Nys and R. Henderson, "An analysis of dynamic element matching techniques in Sigma-Delta modulation," in Proc. IEEE Int. Symp. Circuits and Svstems, Atlanta, GA, May 1996, pp. 231-234.
20. X.-M. Gong, E. Gaalaas, M. Alexander, D. Hester, E. Walburger, and J. Bian, "A 120-dB multibit SC audio DAC with second-order noise shaping," in Proc. Int. Solid-State Circuits Conf., CA, Feb. 2000, pp. 344-345.
21. Y. Geerts and M. Steyaert, "Flash A/D specifications of multibit ΔΣ A/D converters," in IEE ADDA, Glasgow, U.K., July 1999, pp. 50-53.
22. G. Yin, F. Op't Eynde, and W. Sansen, "A high-speed CMOS comparator with 8-b resolution," IEEE J. Solid-State Circuits, vol. 27, pp. 208-211, Feb. 1992.
23. M. J. M. Pelgrom, A. C. J. Duinmaijer, and A. P. G. Welbers, "Matching properties of MOS transistors," IEEE J. Solid-State Circuits, vol. SC-24, pp. 1433-1439, Oct. 1989.
24. K. Bult and G. J. G. M. Geelen, "A fast-settling CMOS op amp for SC circuits with 90-dB DC gain," IEEE J. Solid-State Circuits, vol. 25, pp. 1379-1384, Dec. 1990.
25. Y. Geerts, M. Steyaert, and W. Sansen, "A 12-bit 12.5-MS/s multibit ΔΣ CMOS ADC," presented at the Custom Integrated Circuits Conf. 2000.
26. A. R. Feldman, B. E. Boser, and P. R. Gray, "A 13-bit 1.4-MS/s Sigma-Delta modulator for RF baseband channel applications," IEEE J. Solid-State Circuits, vol. 33, pp. 1462-1469, Oct. 1998.
27. S. Rabii and B. A. Wooley, "A 1.8-V digital-audio Sigma-Delta modulator in 0.8-μm CMOS," IEEE J. Solid-State Circuits, vol. 32, pp. 783-796, June 1997.
28. I. Fujimori, L. Longo, A. Hairapetian, K. Seiyama, S. Kosic, J. Cao, and S. Chan, "A 90-dB SNR 2.5-MHz output rate ADC using cascaded multibit ΔΣ modulation at 8 × oversampling ratio, "in ISSCC Dig. Tech. Papers, Feb. 2000, pp. 338-339.