Quo vadis, SLD? Reasoning about the trends and challenges of system level design

Proceedings of the IEEE

Volumn 95, Issue 3, 2007, Pages 467-506

  Sangiovanni Vincentelli, Alberto ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

Embedded software; Embedded systems; Models and tools; Platform based design (PBD); System level design (SLD); System level design environments

Indexed keywords

BUDGET CONTROL; ELECTRONIC DESIGN AUTOMATION; EMBEDDED SOFTWARE; EMBEDDED SYSTEMS; INTELLIGENT BUILDINGS; PRODUCTIVITY; SEA ICE; SEMICONDUCTOR DEVICE MANUFACTURE;

BUILDING AUTOMATION; DESIGN METHODOLOGY; ENGINEERING FIELDS; INDUSTRIAL SEGMENTS; LEVEL OF ABSTRACTION; PLATFORM BASED DESIGN; SEMICONDUCTOR INDUSTRY; SYSTEM LEVEL DESIGN;

DESIGN;

EID: 34547824056     PISSN: 00189219     EISSN: None     Source Type: Journal    
DOI: 10.1109/JPROC.2006.890107     Document Type: Article

References (216)

1. The Xpilot System. [Online]. Available: http://cadlab.cs.ucla.edu/soc.
2. Artist 2. [Online]. Available: http://www.artist.org.
3. M. Abadi and L. Lamport, "Conjoining specifications," ACM Trans. Programming Languages Syst., vol. 17, pp. 507-534, 1995.
4. A. Benveniste, ". Caillaud, L. Carloni, P. Caspi, and A. Sangiovanni-Vincentelli, "Heterogeneous reactive systems modeling: Capturing causality and the correctness of loosely time-triggered architectures (ltta)," in Proc. EMSOFT'2004, G. Buttazzo and S. Edwards, Eds., Sep. 2004.
5. AbsInt. [Online]. Available: http://www.absint.com/wcet.htm.
6. Accent. [Online]. Available: http://www.accent.it.
7. A. Davie, Introduction to Functional Programming System Using Haskell. Cambridge, U.K.: Cambridge Univ. Press, 1992.
8. G. Agha, I. A. Mason, S. F. Smith, and C. L. Talcott, "A foundation for actor computation," J. Functional Programming, vol. 7, no. 1, p. 172, 1997.
9. G. A. Agha, Actors: A Model of Concurrent Computation in Distributed Systems. Cambridge, MA: MIT Press, 1986.
10. R. Allen and D. Garlan, "Formalizing architectural connection," in Proc. 16th Int. Conf. Software Engineering (ICSE 94), May 1994, pp. 71-80.
11. R. Alur and T. A. Henzinger, Reactive Modules, vol. 15, pp. 7-48, 1999.
12. F. Angiolini, J. Ceng, R. Leupers, F. Ferrari, C. Ferri, and L. Benini, "An integrated open framework for heterogeneous MPSOC design space exploration," in Proc. Design, Automation Test Eur. Conf. (DATE'06), 2006, pp. 1145-1150.
13. ARM. Amba Specification. [Online]. Available: http://www.arm.com/ products/solutions/.
14. Arteris. [Online]. Available: http://www.arteris.com/.
15. Arvind and X. Shien, "Using term-rewriting systems to design and verify processors," IEEE Micro Special Issue on Modeling and Validation of Microprocessors, May 1999.
16. Scientific Computing Associates. Linda. [Online]. Available: http://www.lindaspaces.com/.
17. F. Balarin, M. Chiodo, P. Giusto, H. Hsieh, A. Jurecska, L. Lavagno, C. Passerone, A. Sangiovanni-Vincentelli, E. Sentovich, K. Suzuki, and B. Tabbara, Hardware-Software Co-Design of Embedded Systems-The Polis Approach. Boston, MA: Kluwer, 1997.
18. F. Balarin, M. Chiodo, P. Giusto, H. Hsieh, A. Jurecska, L. Lavagno, A. Sangiovanni-Vincentelli, E. Sentovich, and K. Suzuki, "Synthesis of software programs for embedded control applications," IEEE Trans. Computer-Aided Design Integrated Circuits Syst., vol. 18, no. 6, p. 834, 1999.
19. F. Balarin, L. Lavagno, C. Passerone, A. Sangiovanni-Vincentelli, M. Sgroi, and Y. Watanabe, "Modeling and designing heterogenous systems," in Concurrency and Hardware Design, J. Cortadella, A. Yakovlev, and G. Rozenberg, Eds. New York: Springer, 2002, vol. LNCS2549, pp. 228-273.
20. F. Balarin, Y. Watanabe, J. Burch, L. Lavagno, R. Passerone, and A. Sangiovanni-Vincentelli, "Constraints specification at higher levels of abstraction," in Proc. Int. Workshop High Level Design Validation and Test, Nov. 2001.
21. F. Balarin, Y. Watanabe, H. Hsieh, L. Lavagno, C. Passerone, and A. Sangiovanni-Vincentelli, "Metropolis: An integrated electronic system design environment," IEEE Comput., vol. 36, no. 4, pp. 45-52, Apr. 2003.
22. F. Balarin, L. Lavagno et al., "Concurrent execution semantics and sequential simulation algorithms for the metropolis metamodel," in Proc. 10th Int. Symp. Hardware/Software Codesign, 2002, pp. 13-18.
23. J. R. Bammi, W. Kruijtzer, L. Lavagno, E. Harcourt, and M. T. Lazarescu, "Software performance estimation strategies in a system-level design tool," in CODES '00: Proc. 8th Int. Workshop Hardware/Software Codesign, ACM Press, 2000, pp. 82-86.
24. L. Benini and G. De Micheli, "Networks on chip: A new SoC paradigm," IEEE Comput., vol. 35, no. 1, pp. 70-79, Jan. 2002.
25. A. Benveniste and G. Berry, "The synchronous approach to reactive and real-time systems," Proc. IEEE, vol. 79, no. 9, pp. 1270-1282, Sep. 1991.
26. G. Berry, S. Moisan, and J.-P. Rigault, "Esterel: Toward a synchronous and semantically sound high level language for real time applications," in Proc. IEEE Real Time Systems Symp., 1983.
27. BlueSpec. [Online]. Available: http://www.bluespec.com.
28. A. Bonivento, L. P. Carloni, and A. Sangiovanni-Vincentelli, "Rialto: A bridge between description and implementation of control algorithms for wireless sensor networks," in Proc. EMSOFT, Jersey City, NJ, Sep. 2005.
29. -, "Platform-based design for wireless sensor networks," Monet, J. Mobile Networks Applic., 2006.
30. A. Bonivento, C. Fischione, A. Sangiovanni-Vincentelli, F. Graziosi, and F. Santucci, "Seran: A semi random protocol solution for clustered wireless sensor networks," in Proc. MASS, Washington, DC, Nov. 2005.
31. G. Booch, J. Rambaugh, and J. Jacobson, The Unified Modeling Language User Guide, ser. Object Technology Series. New York: Addison-Wesley, 1999.
32. E. Börger, "Logic programming: The evolving algebra approach," in Proc. IFIP 13th World Computer Congr., vol. I, Technology/Foundations, ". Pehrson and I. Simon, Eds., Elsevier, Amsterdam, The Netherlands, 1994, pp. 391-395.
33. R. Brayton, R. Rudell, A. Sangiovanni-Vincentelli, and A. Wang, "MIS: A multiple-level logic optimization system," IEEE Trans. Computer-Aided Design, vol. CAD-6, no. 6, pp. 1062-1082, Nov. 1987.
34. J. Buck. (2001). "Scheduling and code generation in CoCentric system studio," in Fourth Ptolemy Miniconference. [Online]. Available: http://ptolemy.berkeley.edu/conferences/01/src/miniconf/.
35. J. Buck, S. Ha, E. A. Lee, and D. G. Masserschmitt, "Ptolemy: A framework for simulating and prototyping heterogeneous systems," Int. J. Computer Simulation, Special Issue on Simulation Software Development, Jan. 1990.
36. L. Burch, R. Passerone, and A. Sangiovanni-Vincentelli, "Overcoming heterophobia: Modeling concurrency in heterogeneous systems," in Proc. Conf. Application of Concurrency to System Design, Jun. 2001.
37. A. Burns and A. Sangiovanni-Vincentelli, "Editorial," ACM Trans. Embedded Computing Systems, Special Issue on Education, vol. 4, no. 3, pp. 472-499, Aug. 2005.
38. Buttazzo, Hard Real-Time Computing Systems. Boston, MA: Kluwer, 1997.
39. -, Hard Real-Time Computing Systems. New York: Springer-Verlag, 2004.
40. J. P. Calvez, Embedded Real-Time Systems. A Specification and Design Methodology. New York: Wiley, 1993.
41. CAN-Specification. Road Vehicles- Interchange of Digital Information- Controller-Area Network (CAN) for High-Speed Communication-ISO 11898.
42. L. P. Carloni, K. L. McMillan, and A. L. Sangiovanni-Vincentelli, "Theory of latency-insensitive design," IEEE Trans. Computer-Aided Design, vol. 20, no. 9, pp. 1059-1076, Sep. 2001.
43. L. P. Carloni and A. L. Sangiovanni-Vincentelli, "Coping with latency in SOC design," IEEE Micro, vol. 22, no. 5, pp. 24-35, Sep.-Oct. 2002.
44. L. P. Carloni, F. De Bernardinis, C. Pinello, A. Sangiovanni-Vincentelli, and M. Sgroi, "Platform-based design for embedded systems," in The Embedded Systems Handbook, "oca Raton, FL: CRC, 2005.
45. L. P. Carloni, F. De Bernardinis, A. L. Sangiovanni-Vincentelli, and M. Sgroi, "The art and science of integrated systems design," in Proc. Eur. Solid-State Circuits Conf., Sep. 2002.
46. N. Carriero and D. Gelernter, "Coordination languages and their significance," Commun. ACM, vol. 35, no. 2, pp. 97-107, 1992.
47. Celoxica, Handel-c Language Reference Manual, Tech. Rep. RM-1003-4.0, 2003.
48. H. Chang, L. Cooke, M. Hunt, G. Martin, A. McNelly, and L. Todd, Surviving the SOC Revolution: A Guide to Platform-Based Design. Boston, MA: Kluwer, 1999.
49. X. Chen, H. Hsieh, F. Balarin, and Y. Watanabe, "Logic of constraints: A quantitative performance and functional constraint formalism," IEEE Trans. Computer-Aided Design Integrated Circuits, vol. 23, no. 8, Aug. 2004.
50. P. Ciancarini, "Coordination models and languages as software integrators," ACM Computing Surveys, vol. 28, no. 2, Jun. 1996.
51. European Community. Building Artemis (Advanced Research and Technology for Embedded Intelligence and Systems), 2004, Rep. High Level Group on Embedded Systems.
52. Mentor Graphics Corporation. Platform Express. [Online]. Available: http://www.mentor.com/products/.
53. P. Cousot and R. Cousot, Verification of Embedded Software: Problems and Perspectives, 2001.
54. D. Culler, D. Estrin, and M. Srivastava, "Overview of sensor networks," IEEE Comput., vol. 37, no. 8, pp. 41-49, Aug. 2004.
55. P. Cumming, "The TI OMAP platform approach to SOCs," in Surviving the SOC Revolution: A Guide to Platform-Based Design, H. Chang et al., Eds. Boston, MA: Kluwer, 1999, ch. 5, pp. 1-29.
56. W. J. Dally and B. Towles, "Route packets, not wires: Onhip interconnection networks," in Proc. Design Automation Conf., Jun. 2001, pp. 684-689.
57. A. Davare, K. Lwin, A. Kondratyev, and A. Sangiovanni-Vincentelli, "The best of both worlds: The efficient asynchronous implementation of synchronous specifications," in Proc. Design Automation Conf. (DAC), Jun. 2004.
58. A. Davare, Q. Zhu, J. Moondanos, and A. L. Sangiovanni-Vincentelli, "JPEG encoding on the Intel MXP5800: A platform-based design case study," in Proc. 3rd Workshop Embedded Systems for Real-Time Multimedia, 2005, pp. 89-94.
59. L. de Alfaro and T. A. Henzinger, "Interface automata," in Proc. Joint 8th Eur. Software Eng. Conf. 9th ACM SIGSOFT Int. Symp. Foundations of Software Eng., 2001.
60. L. de Alfaro, T. A. Henzinger, and R. Jhala, Compositional Methods for Probabilistic Systems, vol. 2154, pp. 351-365, 2001.
61. F. De Bernardinis, P. Nuzzo, and A. Sangiovanni Vincentelli, "Mixed signal design space exploration through analog platforms," in Proc. IEEE/ACM DAC, 2005.
62. J. A. de Oliveira and H. van Antwerpen, "The Philips Nexperia digital video platforms," in Winning the SoC Revolution, G. Martin and H. Chang, Eds. Boston, MA: Kluwer, 2003, pp. 67-96.
63. D. Densmore, R. Passerone, and A. Sangiovanni-Vincentelli, "A platform-based taxonomy for ESL design," IEEE Design Test, vol. 23, no. 5, pp. 359-374, Oct. 2006.
64. D. Densmore, S. Rekhi, and A. Sangiovanni-Vincentelli, "Microarchitecture development via metropolis successive platform refinement," in Proc. Design Automation Test Eur. (DATE), Feb. 2004.
65. Mirabilis Design, Visualsim. [Online]. Available: http://www.mirabilisdesign.com/WebPages/presentation/.
66. BModel-driven software development," IBM Syst. J., vol. 45, no. 3, 2006.
67. S. Director, A. Parker, D. Siewiorek, and D. Thomas, Jr., "A design methodology and computer aids for digital VLSI systems," IEEE Trans. Circuits Syst., vol. 28, no. 7, pp. 634-645, 1981.
68. R. Dömer, A. Gerstlauer, J. Zhu, S. Zhao, and D. D. Gajski, Specc: Design Methodology. Boston, MA: Kluwer, 2000.
69. Arp 4754VCertification Considerations for Highly-Integrated or Complex Aircraft Systems, Nov. 1996, DO178B/C.
70. Arp 4761VGuidelines and Methods for Conducting the Safety Assessment Process on Civil Airborne Systems and Equipment, Dec. 1996, DO178B/C.
71. dSpace. Targetlink. [Online]. Available: http://www.dspaceinc.com/ ww/en/inc/home/.
72. Dynasim. [Online]. Available: http://www.dynasim.se.
73. e Silicon. [Online]. Available: http://www.esilicon.com.
74. S. Edwards, "The challenges of synthesizing hardware from c-like languages," IEEE Design Test Comput., pp. 375-386, Oct. 2006.
75. S. Edwards, L. Lavagno, E. A. Lee, and A. Sangiovanni-Vincentelli, "Design of embedded systems: Formal models, validation, and synthesis," Proc. IEEE, vol. 85, no. 3, pp. 366-390, Mar. 1997.
76. J. Eker, J. W. Janneck, E. A. Lee, J. Liu, J. Ludwig, S. Neuendorffer, S. Sachs, and Y. Xiong, "Taming heterogeneityVThe Ptolemy approach," Proc. IEEE, vol. 91, no. 1, pp. 127-144, Jan. 2003.
77. C. Erbas, S. C. Erbas, and A. D. Pimentel, "A multiobjective optimization model for exploring multiprocessor mappings of process networks," in Proc. First IEEE/ACM/IFIP Int. Conf. Hardware/Software Codesign and System Synthesis, ACM Press, 2003, pp. 182-187.
78. A. Burns et al., "Engineering a hard real-time system: From theory to practice," Software: Practice Experience, vol. 25, no. 7, p. 705, 1995.
79. A. Mihal et al., "Developing architectural platforms: A disciplined approach," IEEE Des. Test, vol. 19, no. 6, pp. 6-16, 2002.
80. A. Ferrari et al., Automatic Code Generation and Platform Based Design Methodology: An Engine Management System Design Case Study, 2004.
81. G. De Micheli et al., "The Olympus synthesis system," IEEE Design Test Comput., vol. 7, no. 5, pp. 37-53, 1990.
82. J.-Y. Brunel et al., Softcontract: An Assertion-Based Software Development Process That Enables Design-by-Contract, 2004.
83. N. Audsley et al., "Fixed priority pre-emptive scheduling: An historical perspective," Real-Time Systems, vol. 8, no. 2-3, p. 173, 1995.
84. N. C. Audsley et al., "Deadline monotonic scheduling theory and application," Control Engineering Practice, vol. 1, no. 1, p. 71, 1993.
85. T. Kambe et al., "A C-based synthesis system, "ach, and its application," in Proc. Asia South Pacific Design Automation Conf. (ASP-DAC 01), 2001, pp. 151-155.
86. F. P. Brooks, Jr., "No silver bullet: Essence and accidents of software engineering," Comput. Mag., Apr. 1987.
87. Faraday. [Online]. Available: http://www.faraday-tech.com.
88. P. H. Feiler, ". Lewis, and S. Vestal, The Sae Architecture Analysis and Design Language (aadl) Standard: A Basis for Model-Based Architecture-Driven Embedded Systems Engineering, p. 110, 2003.
89. C. Ferdinand, F. Martin, R. Wilhelm, and M. Alt, "Cache behavior prediction by abstract interpretation," Sci. Comput. Programming, 1998.
90. T. Fitzpatrick, A. Salz, D. Rich, and S. Sutherland, System Verilog for Verification. New York: Springer, 2006.
91. The Eclipse Foundation, Eclipse Platform Technical Overview, 2003.
92. Freescale. [Online]. Available: http://www.freescale.com.
93. F. Ghenassia, Transaction-Level Modeling With SystemC. New York: Springer, 2005.
94. Giotto. [Online]. Available: http://embedded.eecs.berkeley.edu/giotto/.
95. R. Goering, "Platform-based design: A choice, not a panacea," The Art of Change: Technologies for Designing our Future, Yearbook, EE Times, Sep. 2002.
96. G. Goessler and J. Sifakis, "Composition for component-based modeling," Sci. Comput. Programming, vol. 55, pp. 161-183, Mar. 2005.
97. T. Grotker, System Design With SystemC. Boston, MA: Kluwer, 2002.
98. Object Management Group. Model Driven Architecture (mda) Faq. [Online]. Available: http://www.omg.org/mda/.
99. Object Management Group, Systems Modeling Language (sysml) Specification, ver. 1.0, May 2006.
100. OSEK Group, Osek/vdx Operating System Specification 2.0, Jun. 1997.
101. GSRC. The Gigascale System Research Center. [Online]. Available: http://www.gigascale.org.
102. P. Le Guernic, A. Benveniste, P. Bournai, and T. Gautier, "Signal: A data-flow oriented language for signal processing," IEEE Trans. Acoust., Speech, Signal Processing, vol. 34, pp. 362-374, 1986.
103. Y. Gurevich, "A new thesis," in Abstracts, American Mathematical Society, Aug. 1985, p. 317.
104. N. Halbwachs, P. Caspi, P. Raymond, and D. Pilaud, "The synchronous data flow programming language LUSTRE," Proc. IEEE, vol. 79, no. 9, pp. 1305-1320, Sep. 1991.
105. D. Harel, "Statecharts: A visual formalism for complex systems," Sci. Comput. Programming, vol. 8, no. 3, pp. 231-274, Jun. 1987.
106. R. Heckman, M. Langenbach, S. Thesing, and R. Wilhelm, "The influence of processor architecture on the design and the results of WCET tools," Proc. IEEE, vol. 91, no. 7, Jul. 2003.
107. H. Heinecke, K.-P. Schnelle, H. Fennel, J. Bortolazzi, L. Lundh, J. Leflour, J.-L. Maté, K. Nishikawa, and T. Scharnhorst, "Automotive open system architecture an industry-wide initiative to manage the complexity of emerging automotive e/e-architectures," in Proc. Convergence 2004, Detroit, MI, Oct. 2004.
108. G. Hellestrand, "The engineering of supersystems," Computer, vol. 38, no. 1, pp. 103-105, Jan. 2005.
109. A. Hemani, A. Jantsch, S. Kumar, A. Postula, J. Vberg, M. Millberg, and D. Lindqvist, "Network on chip: An architecture for billion transistor era," in Proc. IEEE NorChip Conf., Nov. 2000.
110. T. A. Henzinger, ". Horowitz, and C. M. Kirsch, "Giotto: A time-triggered language for embedded programming," Proc. IEEE, vol. 91, pp. 84-99, 2003.
111. T. A. Henzinger and J. Sifakis, "The embedded systems design challenge," in Lecture Notes in Computer Science, New York: Springer, 2006.
112. T. A. Henzinger, E. A. Lee, A. L. Sangiovanni-Vincentelli, S. S. Sastry, and J. Sztipanovits. (2002). Mission Statement: Center for Hybrid and Embedded Software Systems. [Online]. Available:http://chess.eecs.berkeley.edu.
113. T. A. Henzinger, M. Minea, and V. Prabhu, Assume-Guarantee Reasoning for Hierarchical Hybrid Systems. New York: Springer-Verlag, 2001, vol. 2034, pp. 275-290.
114. C. Hewitt, "Viewing control structures as patterns of passing messages," J. Artificial Intelligence, vol. 8, no. 3, pp. 323-363, Jun. 1977.
115. P. Hilfinger, "A high-level language and silicon compiler for digital signal processing," in Proc. Custom Integrated Circuits Conf., May 1985, pp. 213-216.
116. R. Ho, K. W. Mai, and M. A. Horowitz, "The future of wires," Proc. IEEE, pp. 490-504, Apr. 2001.
117. G. J. Holzmann, "The model checker SPIN," IEEE Trans. Software Eng., vol. 23, no. 5, pp. 258-279, May 1997.
118. P. Hudak. (1997). Keynote Address at the Usenix dsl Conf. [Online]. Available:http://www.cs.yale.edu/HTML/YALE/CS/HyPlans/hudak-paul/ hudak-dir/dsl/index.htm.
119. HYCON. [Online]. Available: http://www.hycon.org.
120. IBM. Analysis, Design and Construction Tools. [Online]. Available: http://www-306.ibm.com/software/rational/offerings/design.html.
121. IBM. (1999). Coreconnect Bus Architecture. [Online]. Available: http://www.chips.ibm.com/products/coreconnect.
122. Cadence Design Systems Inc. Incisive Verification Platform. [Online]. Available:http://www.cadence.com.
123. Cadence Design Systems Inc. (1998). Cierto vcc User Guide. [Online]. Available: http://www.cadence.com.
124. CoWare Inc. Convergensc. [Online].Available: http://www.coware. com/products/.
125. National Instruments. Labview. [Online]. Available: www.ni.com/labview/.
126. ISIS. Model-Based Integrated Simulation: Milan. [Online]. Available: http://milan.usc.edu/.
127. G. Karsai, J. Sztipanovits, A. Ledeczi, and T. Bapty, "Model-integrated development of embedded software," Proc. IEEE, vol. 91, no. 1, pp. 145-164, Jan. 2003.
128. Kermeta, The Kermeta Metamodelling Workbench, 2003.
129. K. Keutzer, S. Malik, A. R. Newton, J. Rabaey, and A. Sangiovanni-Vincentelli, "System level design: Orthogonolization of concerns and platform-based design," IEEE Trans. Computer-Aided Design Integrated Circuits Syst., vol. 19, no. 12, pp. 1523-1543, Dec. 2000.
130. B. Kienhuis, E. Deprettere, P. van der Wolf, and K. Vissers, "A methodology to design programmable embedded systems," SAMOS: Systems, Architectures, Modeling, and Simulation, p. 2268, Nov. 2001.
131. H. Kopetz, Real-Time Systems: Design Principles for Distributed Embedded Applications. Boston, MA: Kluwer, 1997.
132. R. Kumar, V. Zyuban, and D. M. Tullsen, "Interconnections in multi-core architectures: Understanding mechanisms, overheads and scaling," in Proc. Ann. Int. Symp. Computer Architecture.
133. J. Kunkel, "COSSAP: A stream driven simulator," presented at the IEEE Int. Workshop Microelectrion. Commun., Interlaken, Switzerland, Mar. 1991.
134. L. Lavagno, M. Di Natale, A. Ferrari, and P. Giusto, "Softcontract: Model-based design of error-checking code and property monitors," UML 2004 Satellite Activities, vol. 3297, LNCS, pp. 150-162, 2005.
135. E. A. Lee, "Absolutely positively on time: What would it take?" IEEE Comput., vol. 38, no. 7, pp. 85-87, Jul. 2005.
136. E. A. Lee and A. Sangiovanni-Vincentelli, "A framework for comparing models of computation," IEEE Trans. Computer-Aided Design Integrated Circuits Syst., vol. 17, pp. 1217-1229, Dec. 1998.
137. E. A. Lee and Y. Xiong, "System-level types for component-based design," in Proc. First Int. Workshop Embedded Software, EMSOFT'01, vol. 2211, LNCS, T. A. Henzinger and C. M. Kirsch, Eds., 2001, pp. 32-49.
138. Y. T. S. Li and S. Malik, "Performance analysis of embedded software using implicit path enumeration," in Proc. Design Automation Conf., Jun. 1995.
139. C. L. Liu and J. W. Layland, "Scheduling algorithms for multiprogramming in a hard real-time environment," J. ACM, vol. 20, no. 1, pp. 46-61, 1973.
140. M. Loghi, F. Angiolini, D. Bertozzi, L. Benini, and R. Zafalon, "Analyzing on-chip communication in a mpsoc environment," in Proc. Design, Automation Test Eur. Conf. (DATE'04), 2004.
141. ARM Ltd., Realview Maxsim.
142. D. MacQueen and R. Milner, The Definition of Standard ML. Cambridge, MA: MIT Press, 1997.
143. R. Marculescu, U. Y. Ogras, and N. H. Zamora, "Computation and communication refinement for multiprocessor soc design: A system-level perspective," ACM Trans. Design Automation Electronic Systems, vol. 11, no. 3, pp. 564-592, Jul. 2006.
144. R. Marculescu, J. Rabaey, and A. Sangiovanni-Vincentelli, "Is FNetwork-the next FBig Idea- in design?[ Mar. 2006.[145] G. Martin and B. Salefski, "Methodology and technology for design of communications and multimedia products via system-level IP integration," in Proc. Conf. Design, Automation Test Eur., IEEE Computer Soc., 1998.
145. D. Mathaikutty, H. Patel, and S. Shukla, "A functional programming framework of heterogeneous model of computations for system design," in Proc. Forum Specification and Design Languages (FDL), 2004.
146. D. Mathaikutty, H. Patel, S. Shukla, and A. Jantsch, "Umoc++: A C++-based multi-moc modeling environment," in Advances in Design and Specification Languages for SoCs-Selected Contributions Ffrom FDL'05, A. Vachoux, Ed., 2005, Ch. 7.
147. The Mathworks. Real-Time Workshop. [Online]. Available: http://www.mathworks.com/products/rtw/.
148. K. Keutzer and M. Gries, Eds., Building ASIPs: The Mescal Methodology. New York: Springer, 2005.
149. K. L. McMillan, "A compositional rule for hardware design refinement," in Proc. Computer-Aided Verification Conf., Lecture Notes in Computer Science, 1997, pp. 24-35.
150. J. D. Meindl, "Interconnect opportunities for gigascale integration," IEEE Micro, vol. 23, no. 3, pp. 28-35, May-Jun. 2003.
151. G. De Micheli, "Hardware synthesis from C/C++ models," in Proc. Design, Automation Test Eur. (DATE 99), 1999, pp. 382-383.
152. IBM Microelectronics. [Online]. Available:http://www.ibm.com/chips.
153. Modelica and the Modelica Association. [Online]. Available: http://www.modelica.org/.
154. MICA motes. [Online]. Available: http://www.xbow.com/.
155. TELOS motes. [Online]. Available: http://www.moteiv.com/.
156. OCP-IP, Open Core Protocol Specification, release 2.1.3.
157. OMG. [Online]. Available: http://www.omg.org.
158. F. Fleurey, P.-A. Muller, and J.-M. Jzquel, "Weaving executability into object-oriented meta-languages," in Proc. MODELS 2005: 8th Int. Conf. Model Driven Eng. Languages Syst., Oct. 2005.
159. L. Palopoli, C. Pinello, A. L. Sangiovanni-Vincentelli, L. El-Ghaoui, and A. Bicchi, Synthesis of robust control systems under resource constraints," in Hybrid Systems: Computation and Control, M. Greenstreet and C. Tomlin, Eds. Heidelberg, Germany: Springer-Verlag, 2002, vol. LNCS 2289, Lecture Notes in Computer Science, pp. 337-350.
160. G. Papadopoulos and F. Arbab, Coordination Models and Languages. Berlin, Germany: Springer, 1998.
161. S. Pasricha, N. Dutt, and M. Ben-Romdhane, Using TLM for Exploring Bus-Based SOC Communication Architectures, 2005.
162. R. Passerone, "Semantic foundations for heterogeneous systems," Ph.D. dissertation, Univ. California, "erkeley, 2004.
163. R. Passerone, L. de Alfaro, T. A. Henzinger, and A. Sangiovanni- Vincentelli, "Convertibility verification and converter synthesis: Two faces of the same coin," in Proc. Int. Conf. Computer Aided Design, Nov. 2002.
164. R. Passerone, J. Rowson, and A. Sangiovanni-Vincentelli, System and a method for automatically synthesizing interfaces between incompatible protocols, U.S. Patent.
165. A. D. Pimentel, "The Artemis workbench for system-level performance evaluation of embedded systems," Int. J. Embedded Systems, 2005.
166. A. D. Pimentel, L. O. Hertzberger, P. Lieverse, P. van der Wolf, and E. F. Deprettere, "Exploring embedded-systems architectures with Artemis," Computer, vol. 34, no. 11, pp. 57-63, 2001.
167. A. Pinto, A. Bonivento, A. Sangiovanni-Vincentelli, R. Passerone, and M. Sgroi, "System-level design paradigms: Platform-based design and communication synthesis," ACM Trans. Embedded Computing Syst., vol. 5, no. 5, May 2006.
168. J. Rabaey, H. De Man, J. Vanhoof, G. Goossens, and F. Catthoor, "CATHEDRAL-II: A synthesis system for multiprocessor DSP systems," Silicon Compilation, Dec. 1987.
169. K. Van Rompaey, "Designing SOC platforms for maximum flexibility," EE Times, 2000.
170. K. Van Rompaey, D. Verkest, I. Bolsens, and H. De Man, "Coware-A design environment for heterogeneous hardware/software systems," in Proc. EURO-DAC, Sep. 1996, pp. 252-257.
171. I. Sander and A. Jantsch, "System modeling and transformational design refinement in forsyde," IEEE Trans. Computer-Aided Design Integrated Circuits Syst., vol. 23, no. 1, pp. 17-32, Jan. 2004.
172. A. Sangiovanni-Vincentelli, "Defining platform-based design," EEDesign of EETimes, Feb. 2002.
173. A. Sangiovanni-Vincentelli, L. Carloni, F. De Bernardinis, and M. Sgroi, "Benefits and challenges for platform-based design," in Proc. DAC, Jun. 2004, pp. 409-414.
174. A. Sangiovanni-Vincentelli and A. Ferrari, "System designVTraditional concepts and new paradigms," in Proc. ICCD, Oct. 1999.
175. A. Sangiovanni-Vincentelli and G. Martin, "Platform-based design and software design methodology for embedded systems," IEEE Design Test Computers, vol. 18, no. 6, pp. 23-33, 2001.
176. B. Selic, G. Gullekson, and P. Ward, Real-Time Object-Oriented Modeling. New York: Wiley, 1994.
177. Semiconductor Industry Assoc. (SIA), San Jose, CA, International Technology Roadmap for Semiconductors Update (Design), 2004.
178. M. Sgroi, M. Sheets, A. Mihal, K. Keutzer, S. Malik, J. Rabaey, and A. Sangiovanni-Vincentelli, "Addressing the systemon-a-chip interconnect woes through communication-based design," pp. 667-672, Jun. 2001.
179. M. Sgroi, A. Wolisz, A. Sangiovanni-Vincentelli, and J. Rabaey, "A service-based universal application interface for ad hoc wireless sensor networks," in White paper, U.C. Berkeley, 2004.
180. L. Sha, R. Rajkumar, and J. P. Lehoczky, "Priority inheritance protocols: An approach to real-time synchronization," IEEE Trans. Comput., vol. 39, pp. 1175-1185, Sep. 1990.
181. K. S. Shanmugan, P. Titchener, and W. Newman, "Simulation based caad tools for communication and signal processing systems," in Conf. Rec. IEEE Int. Conf. World Prosperity Through Commun., 1989, pp. 1454-1461.
182. Simulink. [Online]. Available: http://www.mathworks.com/.
183. A. P. Sistla and E. M. Clarke, "The complexity of propositional linear temporal logics," in Proc. 14th Ann. ACM Symp. Theory of Computing, ACM Press, 1982, pp. 159-168.
184. G. Smith, "Platforms and marketing: What a concept," EE Times, Sep. 2002.
185. Sonics. Smart Interconnect. [Online]. Available: http://sonicsinc.com.
186. SPIRIT. [Online]. Available: http://www.spiritconsortium.org/home.
187. J. A. Stankovic, I. Lee, A. Mok, and R. Rajkumar, "Opportunities and obligations for physical computing systems," IEEE Comput., vol. 38, no. 11, pp. 23-31, 2005.
188. StateFlow. [Online]. Available: www.mathworks.com/products/stateflow/.
189. T. Stefanov, C. Zissulescu, A. Turjan, ". Kienhuis, and E. F. Deprettere,BSystem design using Kahn process networks: The compaan/laura approach," in Proc. Int. Conf. Design, Automation Test Eur. (DATE), Feb. 2004, pp. 340-345.
190. STMicroelectrinics. Stbus Specification. [Online]. Available: http://mcu.st.com/.
191. Cocentric System Studio. [Online]. Available:http://www.synopsys.com/ products/.
192. S. Sutherland, S. Davidmann, and P. Flake, SystemVerilog For Design: A Guide to Using SystemVerilog for Hardware Design and Modeling. New York: Springer, 2004.
193. K. Suzuki and A. Sangiovanni-Vincentelli, "Efficient software performance estimation methods for hardware/software codesign," in Proc. Design Automation Conf., Jun. 1996, pp. 605-610.
194. Proc. 2007 NOC Symp. Call for papers. [Online]. Available: http://www.nocsymposium.org/.
195. SystemC. [Online]. Available: http://www.systemc.org.
196. Telelogic. Rhapsody. [Online]. Available:http://www.ilogix.com/ homepage.aspx.
197. Telelogic. Systems Engineering, Software Development and Testing Automation. [Online]. Available: http://www.telelogic.com/products/tau/ index.cfm.
198. M. Tsien, private communication, 2004, General Motors.
199. TSMC. [Online]. Available: http://www.tsmc.com.
200. UMC. [Online]. Available: http://www.umc.com.
201. Virtio. Virtual Platforms. [Online]. Available:http://www.virtio. com.
202. G. K. Wallace, "The JPEG still picture compression standard," Commun. ACM, vol. 34, no. 4, pp. 30-44, Apr. 1991.
203. Wikipedia. [Online]. Available: http://en.wikipedia.org/wiki/ embeddedsystems.
204. A. Willig, K. Matheus, and A. Wolisz, "Wireless technology in industrial networks," Proc. IEEE, vol. 93, no. 6, pp. 1130-1151, Jun. 2005.
205. WindRiver. Vxworks. [Online]. Available: http://www.windriver.com/ vxworks/index.html.
206. D. Wingard, Micronetwork-Based Integration for SOCS, 2001.
207. W.Wolf, Computers as Components: Principles of Embedded Computing Systems Design, San Mateo, CA: Morgan Kaufmann, 2000.
208. NoC Workshop. (2006). [Online]. Available:http://async.org.uk/noc2006/.
209. Xilinx. (2005). Virtex-II Pro and Virtex-II Pro X Platform FPGAs: Complete Data Sheet. [Online]. Available: http://www.xilinx.com/bvdocs/ publications/ds083.pdf.
210. G. Yang et al., "Separation of concerns: Overhead in modeling and efficient simulation techniques," in Proc. 4th ACM Int. Conf. Embedded Software, Sep. 2004.
211. G. Yang, H. Hsieh, X. Chen, F. Balarin, and A. Sangiovanni-Vincentelli, "Constraints assisted modeling and validation in metropolis framework," in Proc. Asilomar Conf. Signals, Systems, and Computers, Nov. 2006.
212. J. Yoshida, "Philips semi see payoff in platform-based design," EE Times, Oct. 2002.
213. -, "St steps up set-top box strategy," EE Times, May 2004.
214. H. Zeng, S. Sonalkar, S. Kanajan, C. Pinello, A. Davare, and A. Sangiovanni-Vincentelli, "Design space exploration of automotive platforms in metropolis," in Proc. SAE World Congr., 2006.
215. V. Zivojnovic and H. Meyr, "Compiled HW/SW co-simulation," in Proc. Design Automation Conf., 1996.
216. R. Zurawski, "Introduction to special issue on industrial communication systems," Proc. IEEE, vol. 93, no. 6, pp. 1067-1072, Jun. 2005.