A Design Methodology and Computer Aids for Digital VLSI Systems

IEEE Transactions on Circuits and Systems

Volumn 28, Issue 7, 1981, Pages 634-645

  Director, Stephen W ^a   Parker, Alice C ^b   Thomas, Donald E ^a  

^a CARNEGIE MELLON UNIVERSITY   (United States)

^b UNIVERSITY OF SOUTHERN CALIFORNIA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER AIDED DESIGN;

INTEGRATED CIRCUITS;

EID: 0019592212     PISSN: 00984094     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCS.1981.1085036     Document Type: Article

References (38)

1. C. M. Geschke, Global Program Optimization. Ph. D. dissertation, Dep. of Computer Science, Carnegie-Mellon Univ., Pittsburgh, PA, Oct. 1972.
2. G. Huet and B. Lang, “Proving and applying program Transformations Expressed with second-order patterns, Acta Informatica, vol. 11(1), 31–55, Jan. 1978.
3. D. E. Thomas and D. P. Siewiorek, “Measuring designer performance to verify design automation systems,” IEEE Trans. Comput., vol. C-30, pp. 48–60, Jan. 1981.
4. C. G. Bell and A. Newell, Computer Structures: Readings and Examples. New York: McGraw-Hill, 1971.
5. M. R. Barbacci, “Instruction set processor specifications (ISPS): The notation and its applications,” IEEE Trans. Comput., vol. C-30, 24–40, Jan. 1981.
6. M. R. Barbacci, G. E. Barnes, R. G. Cattell, and D. P. Siewiorek, “The ISPS com puter description language,” Tech. Rep., Computer Science Dep., Carnegie-Mellon Univ., Pittsburgh, PA, 1977.
7. W. E. Burr, et al., ‘Overview of the military computer family architecture selection,” in Proc. AFIPS Nat. Comp. Conf., vol. 46, 1977.
8. E. A. Snow, D. P. Siewiorek, and D. E. Thomas, “A technology relative computer-aided design system: Abstract representations, transformations, and design tradeoffs,” in Proc. 15th Annual Design Automation Conf., pp. 220–226, June 1978.
9. M. C. McFarland, ‘Global transformations on abstract hardware descriptions: A formal approach,” Internal Carnegie-Mellon Univ. Oct. 1979.
10. Y. Chu, “CDC description and simulation of logic design,” Tech. Rep. TR-418, Dep. of Computer Science, University of Maryland; Oct. 1975.
11. G. Zimmerman, “The MIMOLA design system: A computer-aided digital processor design method,” in Proc. IEEE 16th Annual Design Automation Conf., 1979.
12. J. A. Darringer and W. H. Joyner, Jr., “A new look at logic synthesis,” in IEEE Proc. 17th Annual Design Automation Conf., 1980.
13. G. S. Miranker, The use of conflict in the translation and optimization of hardware descriptive languages, Ph. D. dissertation, Dep. Electrical Engineering and Computer Science, Massachusetts Institute of Technology, May 1979.
14. M. R. Barbacci, “Automated exploration of the design space for register-transfer (RT) systems,” Ph. D. dissertation, Dep. of Computer Science, Carnegie-Mellon University, Pittsburgh, PA, Nov. 1973.
15. S. Rege, “Designing variable data format digital modules with cost speed tradeoffs, Ph. D. Dep. of Electrical Engineering, Carnegie-Mellon University, Pittsburgh, PA, Aug. 1974.
16. L. J. Hafer and A. C. Parker, “Register-transfer level automatic digital design: The allocation process,” in Proc. IEEE 15th Annual Design Automation Conf., vol. 15, 1978.
17. A. Nagle, “Heuristic optimization of microcontrollers,” in Proc. IEEE 18th Ann. Design Automation Conf., vol. 18, 1981.
18. D. E. Thomas and G. Leive, “A technology relative design system,” in Proc. IEEE Int. Conf. Circuits and Computers, New York, 1980.
19. G. Leive, “The Design, implementation, and analysis of an automated logic synthesis and module selection system, Ph. D. dissertation, Dep. of Electrical Engineering, Carnegie-Mellon University, Pittsburgh, PA, Jan. 1981.
20. P. Naur, Concise Survey of Computer Methods. New York: Petro-celli celli Books, 1974.
21. D. L. Fraser and S. W. Director, “Multiple objective function optimization of digital MOSFET circuits,” in Proc. 1978 Int. Symp. on Circuits and 1114–1115, 1978.
22. M. R. Lightner and S. W. Director, “Multiple criterion optimization for the design of electronic circuits,” IEEE Trans. Circuits Syst., vol. CAS-28, 169–179, Mar. 1981.
23. R. K. Brayton, S. W. Director, and G. D. Hachtel, “Yield maximization and worst case design with arbitrary statistical distributions,” IEEE Trans. Circuits Syst. vol. CAS-27, 756–764, Sept. 1980.
24. M. R. Lightner and S. W. Director, “Multiple criterion optimization with yield maximization,” IEEE Trans. Circuits Syst., vol. CAS-28, to be published.
25. W. Maly and A. J. Strojwas, “Simulation of bipolar elements for statistical circuit design, Proc. 1979 Int. Symp. Circuits Syst., pp. 788–791, May 1979.
26. W. Maly, A. J. Strojwas, and S. W. Director, “Fabrication based statistical circuit design of monolithic IC’s,” in Proc. Int. Symp. on Circuits and 1981.
27. K. Sakallah and S. W. Director, “An activity directed circuit simulation algorithm,” in Proc. IEEE Conf. Circuits and Computers, pp. 1032–1035, Oct. 1980.
28. A. E. Dunlop, “SLIM—The translation of symbolic layouts into mask data,” in Proc. IEEE 17th Annual Design Automation Conference, 1980.
29. R. Hon, “The hierarchical analysis of VLSI designs,” Ph. D. dissertation, Proposal, Computer Science Dep. Carnegie-Mellon Univ., Pittsburgh, PA, Dec. 1980.
30. J. L. Bentley and T. Ottman, “Algorithms for reporting and counting geometric intersections,” IEEE Trans. Comput., vol. C-28, pp. 643–647, Sept. 1979.
31. J. L. Bentley, D. Haken, and R. Hon, “Statistics on VLSI designs,” Tech. rep. Computer Science Dep., Carnegie-Mellon Univ., Pitts-burgh, PA.
32. M. R. Barbacci and D. P. Siewiorek, “Evaluation of the CFA test programs via formal computer descriptions,” Computer Magazine, vol. 10; Oct. 1977.
33. A. C. Parker, D. E. Thomas, D. P. Siewiorek, M. Barbacci, L. Hafer, G. Leive, and J. Kim, “The CMU design automation system: An example of automated data path design,’ in Proc. 16th Annual Design Automation Conf., pp. 73–80, June 1979.
34. A. Feller, “Automatic layout of low-cost, quick-turnaround, random-logic custom LSI devices,” in Proc. IEEE 13th Annual Design Automation Conf., June 1976.
35. D. P. Siewiorek and V. Kini, “Reliability in multiprocessor systems: A case study of C. mmp, Cm*, and C. vmp,” Tech. Rep., Carnegie-Mellon Mellon Univ., Pittsburgh, PA, 1978.
36. J. H. Kim and D. P. Siewiorek, “Issues on IC Implementation of High Level, Abstract Designs,” in Proc. IEEE 17th Ann. Design Automation Conf., June 1980.
37. R. J. Cloutier, “Control allocation: The automated design of digital controllers,” Design Research Center Tech. Rep. DRC-01-05-80, Carnegie-Mellon Univ., Pittsburgh, PA, Apr. 1980.
38. H. T. Kung and C. E. Leiserson, “Systolic arrays for VLSI,” in Introduction to VLSI Systems, (C. A. Mead and L. A. Conway, eds.). Reading. MA: Addison-Wesley. 1980.