Developing architectural platforms: A disciplined approach

IEEE Design and Test of Computers

Volumn 19, Issue 6, 2002, Pages 6-16

  Mihal, Andrew ^a   Kulkarni, Chidamber ^a   Moskewicz, Matthew ^a   Tsai, Mel ^a   Shah, Niraj ^a   Weber, Scott ^a   Jin, Yujia ^a   Kentzer, Kurt ^a   Vissers, Kees ^a   Sauer, Christian ^a   Malik, Sharad ^b  

^a UNIVERSITY OF CALIFORNIA   (United States)

^b Princeton University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

EID: 0036857174     PISSN: 07407475     EISSN: None     Source Type: Journal    
DOI: 10.1109/MDT.2002.1047739     Document Type: Article

References (12)

1. D. Patterson and J. Hennessey, Computer Architecture: A Quantitative Approach, Morgan Kaufmann, San Francisco, 1996.
2. K. Vissers, "The Trimedia VLIW Media Processor," Proc. Embedded Processor Forum, In-Stat/MDR, Scottsdale, Ariz., 2001.
3. B. Rau and M. Schlansker, "Embedded Computer Architecture and Automation," Computer, vol. 34, no. 4, Apr. 2001, pp. 75-83.
4. N. Shah, "Understanding Network Processors," master's thesis, Dept. of Electrical Eng. and Computer Sciences, Univ. of Calif., Berkeley, 2001.
5. J. Davis et al., "Ptolemy II: Heterogeneous Concurrent Modeling and Design in Java," tech. report UCB/ERL M99/40, Dept. of Electrical Eng. and Computer Sciences, Univ. of Calif., Berkeley, 1999.
6. M. Tsai et al., "A Benchmarking Methodology for Network Processors," Proc. 8th Int'l Symp. High-Performance Computer Architectures (HPCA 02), IEEE CS Press, Los Alamitos, Calif., 2002, pp. 75-85.
7. C-5 Network Processor Architecture Guide, Motorola, Schaumburg, Ill., 2001, http://ewww.motorola.com.
8. B. Kienhuis et al., "An Approach for Quantitative Analysis of Application-Specific Dataflow Architectures," Proc. Int'l Conf. Application-Specific Systems, Architectures, and Processors (ASAP 97), IEEE CS Press, Los Alamitos, Calif., 1997, pp. 338-349.
9. W. Qin and S. Malik, "Architecture Description Languages for Retargetable Compilation," The Compiler Design Handbook: Optimizations and Machine Code Generation, Y.N. Srikant and P. Shankar, eds., CRC Press, Boca Raton, Fla., 2002.
10. J.R. Burch and D.L. Dill, "Automatic Verification of Pipelined Microprocessor Control," Proc. 6th Int'l Conf. Computer Aided Verification (CAV 94), Lecture Notes in Computer Science, vol. 818, Springer Verlag, Berlin, 1994, pp. 68-80.
11. M. Sgroi et al., "Addressing the System-on-a-Chip Interconnect Woes through Communication-Based Design," Proc. Design Automation Conf. (DAC 01 ), IEEE CS Press, Los Alamitos, Calif., 2001, pp. 667-672.
12. M. Horowitz and K. Keutzer, "Hardware-Software Co-design," Proc. Synthesis and System Meeting and Int'l Interchange (SASlMI 93), 1993, pp. 5-14.