The challenges of synthesizing hardware from C-like languages

IEEE Design and Test of Computers

Volumn 23, Issue 5, 2006, Pages 375-386

  Edwards, Stephen A ^a  

^a Och Spine at New York Presbyterian Hospitals   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

GLOBAL-MEMORY COMMUNICATION MODELS; HARDWARE SYNTHESIS;

COMPUTER HARDWARE DESCRIPTION LANGUAGES; CONCURRENCY CONTROL; INFERENCE ENGINES; MATHEMATICAL MODELS; SYNTACTICS;

COMPUTER HARDWARE;

EID: 33947148542     PISSN: 07407475     EISSN: None     Source Type: Journal    
DOI: 10.1109/MDT.2006.134     Document Type: Review

References (18)

1. Handel-C Language Reference Manual, RM-1003-4.0, Celoxica, 2003.
2. K. Wakabayashi and T. Okamoto, "C-Based SoC Design Flow and EDA Tools: An ASIC and System Vendor Perspective," IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, vol. 19, no. 12, Dec. 2000, pp. 1507-1522.
3. D.M. Ritchie, "The Development of the C Language," History of Programming Languages-II, T.J. Bergin Jr. and R.J. Gibson Jr., eds., ACM Press and Addison-Wesley, 1996.
4. G. De Micheli, "Hardware Synthesis from C/C++ Models," Proc. Design, Automation and Test in Europe (DATE 99), IEEE Press, 1999, pp. 382-383.
5. C.E. Stroud, R.R. Munoz, and D.A. Pierce, "Behavioral Model Synthesis with Cones," IEEE Design & Test, vol. 5, no. 3, July 1988, pp. 22-30.
6. D.C. Ku and G. De Micheli, HardwareC: A Language for Hardware Design, Version 2.0, tech. report CSTL-TR-90-419, Computer Systems Lab, Stanford Univ., 1990.
7. G. De Micheli et al., "The Olympus Synthesis System," IEEE Design & Test, vol. 7, no. 5, Oct. 1990, pp. 37-53.
8. D. Galloway, "The Transmogrifier C Hardware Description Language and Compiler for FPGAs," Proc. Symp. FPGAs for Custom Computing Machines (FCCM 95), IEEE Press, 1995, pp. 136-144.
9. T. Grötker et al., System Design with SystemC, Kluwer Academic Publishers, 2002.
10. P. Schaumont et al., "A Programming Environment for the Design of Complex High Speed ASICs," Proc. 35th Design Automation Conf. (DAC 98), ACM Press, 1998, pp. 315-320.
11. Y. Panchul, D.A. Soderman, and D.R. Coleman, System for Converting Hardware Designs in High-Level Programming Language to Hardware Implementations, US patent 6,226,776, Patent and Trademark Office, 2001.
12. D.D. Gajski et al., SpecC: Specification Language and Methodology, Kluwer Academic Publishers, 2000.
13. R. Dömer, A. Gerstlauer, and D. Gajski, SpecC Language Reference Manual, Version 2.0, SpecC Consortium, 2001.
14. T. Kambe et al., "A C-Based Synthesis System, Bach, and Its Application," Proc. Asia South Pacific Design Automation Conf. (ASP-DAC 01), ACM Press, 2001, pp. 151-155.
15. M. Budiu and S.C. Goldstein, "Compiling Application-Specific Hardware," Proc. 12th Int'l Conf. Field-Programmable Logic and Applications (FPL 02), LNCS 2438, Springer-Verlag, 2002, pp. 853-863.
16. D.W. Wall, "Limits of Instruction-Level Parallelism," Proc. 4th Int'l Conf. Architectural Support for Programming Languages and Operating Systems (ASPLOS 91), Sigplan Notices, vol. 26, no. 4, ACM Press, 1991, pp. 176-189.
17. M.W. Hall et al., "Detecting Coarse-Grain Parallelism Using an Interprocedural Parallelizing Compiler," Proc. Supercomputing Conf., IEEE Press, p. 49.
18. L. Séméria, K. Sato, and G. De Micheli, "Synthesis of Hardware Models in C with Pointers and Complex Data Structures," IEEE Trans. Very Large Scale Integration (VLSI) Systems, vol. 9, no. 6, Dec. 2001, pp. 743-756.