Logic of constraints: A quantitative performance and functional constraint formalism

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 23, Issue 8, 2004, Pages 1243-1255

  Chen, Xi ^a   Hsieh, Harry ^a   Balarin, Felice ^b   Watanabe, Yosinori ^b  

^a UNIVERSITY OF CALIFORNIA   (United States)

^b CADENCE DESIGN SYSTEMS   (United States)

Author keywords

Logic of constraints (LOC); Performance constraint; Simulation checker; Trace analysis

Indexed keywords

COMPUTER AIDED DESIGN; COMPUTER HARDWARE DESCRIPTION LANGUAGES; COMPUTER SIMULATION; CONSTRAINT THEORY; LOGIC GATES;

LOGIC OF CONSTRAINTS (LOC); PERFORMANCE CONSTRAINT; RUNTIME MONITORING; SIMULATION CHECKERS;

EMBEDDED SYSTEMS;

EID: 3843122012     PISSN: 02780070     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCAD.2004.831575     Document Type: Article

References (35)

1. J. P. Hayes, Computer Architecture and Organization. New York: McGraw-Hill, 1988.
2. K. Keutzer, S. Malik, A. R. Newton, J. Rabaey, and A. Sangiovanni-Vincentelli, "System level design: Orthogonalization of concerns and platform-based design," IEEE Trans. Computer-Aided Design, vol. 19, pp. 1523-1543, Dec. 2000.
3. F. Balarin, L. Lavagno, C. Passerone, A. Sangiovanni-Vincentelli, M. Sgroi, and Y. Watanabe, "Modeling and designing heterogeneous systems," Cadence Berkeley Laboratories, Berkeley, CA, Tech. Rep. 2001/01, 2001.
4. X. Chen, F. Chen, H. Hsieh, F. Balarin, and Y. Watanabe, "Formal verification of embedded system designs at multiple levels of abstraction," in Proc. Int. Workshop High-Level Design Validation Test, Oct. 2002, pp. 125-130.
5. A. Pnueli, "The temporal logic of programs," in Proc. 18th IEEE Symp. Foundation Comput. Sci., 1977, pp. 46-57.
6. K. McMillan, Symbolic Model Checking. Norwell, MA: Kluwer, 1993.
7. G. J. Holzmann, "The model checker SPIN," IEEE Trans. Software Eng., vol. 23, pp. 279-295, May 1997.
8. PSL Homepage (2003). [Online]. Available: http://www.eda.org/vfv
9. System Verilog Assertions Homepage (2003). [Online]. Available: http://www.eda.org/sv-ac
10. "OpenVera Assertions White Paper," Synopsys, Inc., Mountain View, CA, 2002.
11. F. Balarin, Y. Watanabe, J. Burch, L. Lavagno, R. Passerone, and A. Sangiovanni-Vincentelli, "Constraints specification at higher levels of abstraction," in Proc. Int. Workshop High-Level Design Validation Test, Nov. 2001, pp. 129-133.
12. X. Chen, H. Hsieh, F. Balarin, and Y. Watanabe, "Automatic trace analysis for logic of constraints," in Proc. 40th Design Automation Conf., June 2003, pp. 460-465.
13. _, "Verifying LOC based functional and performance constraints," in Proc. Int. Workshop High-level Design Validation Test, Nov. 2003, pp. 83-88.
14. SystemC Homepage (2003). [Online]. Available: http://www.systemc.org
15. J. Brunel, E. A. de Kock, W. M. Kruijtzer, H. J. H. N. Kenter, and W. J. M. Smits, "Communication refinement in video systems on chip," in Proc. 7th Int. Workshop Hardware/Software Codesign, 1999, pp. 142-146.
16. O. Gangwal, A. Nieuwland, and P. Lippens, "A scalable and flexible data synchronization scheme for embedded HW-SW shared-memory systems," in Proc. Int. Symp. Syst. Synthesis, Oct. 2001, pp. 1-6.
17. X. Chen, H. Hsieh, F. Balarin, and Y. Watanabe, "Logic of constraints: A quantitative performance and functional constraint formalism," Univ. California, Riverside, Tech. Rep. UCR-CS-04-87, 2004.
18. P. Alexander, C. Kong, and D. Barton. (2001) Rosetta Usage Guide. [Online]. Available: http://www.sldl.org
19. Object Constraint Language Specification (1997). [Online]. Available: http://www.omg.org
20. Quick Reference Guide for the Design Constraints Description Language (2000). [Online]. Available: http://www.eda.org/dcwg
21. J. R. Buchi, "On a decision method in restricted second order arithmetic," in Proc. Int. Congress Logic, Method. Phil. Sci., 1960, pp. 1-11.
22. E. Cerny, B. Berkane, P. Girodias, and K. Khordoc, Hierarchical Annotated Action Diagrams: An Interface-Oriented Specification and Verification Method. Norwell, MA: Kluwer, 1998.
23. B. Alpern and F. Schneider, "Verifying temporal properties without temporal logic," ACM Trans. Program. Lang., vol. 11, no. 1, pp. 147-167, 1989.
24. Z. Har'El and R. P. Kurshan, "Software for analysis of coordination," in Proc. Int. Conf. Syst. Sci., 1988, pp. 382-385.
25. J. Henriksen, J. Jensen, M. Jørgensen, N. Klarlund, B. Paige, T. Rauhe, and A. Sandholm, "Mona: Monadic second-order logic in practice," in Proc. Tools Algorithms Construction Anal. Syst., 1st Int. Workshop (TACAS), vol. 1019, LNCS, 1995.
26. F. Jahanian and A. K. Mok, "Safety analysis of timing properties in real-time systems," IEEE Trans. Software Eng., vol. 12, pp. 890-904, Sept., 1986.
27. A. Mok and G. Liu, "Early detection of timing constraint violation at runtime," in Proc. IEEE Real-Time Syst. Symp., Dec. 1997, pp. 176-186.
28. _, "Efficient run-time monitoring of timing constraints," in Proc. Real-Time Technol. Applicat. Symp., June 1997, pp. 252-262.
29. M. Y. Vardi, "An automata-theoretic approach to linear temporal logic," Logics Concurrency. Structure Versus Automata, vol. 1043, pp. 238-266, 1996.
30. C. Eisner and D. Fisman, "Sugar 2.0 Proposal, presented to the Accellera Formal Verification Tech. Comm.,", 2002.
31. P. Wolper, "Temporal logic can be more expressive," Info. Contr., vol. 56, pp. 72-99, 1983.
32. E. J. McCluskey, Logic Design Principles. Englewood Cliffs, NJ: Prentice-Hall, 1986.
33. E. d. Kock, G. Essink, W. Smits, P. v. d. Wolf, J. Brunel, W. Kruijtzer, P. Lieverse, and K. Vissers, "Yapi: Application modeling for signal processing systems," in Proc. 37th Design Automation Conf., June 2000, pp. 402-405.
34. G. Kahn, "The semantics of a simple language for parallel programming," in Proc. IFIP Congress, 1974, pp. 471-475.
35. G. J. Holzmann, "An analysis of bitstate hashing," Formal Methods Syst. Design, vol. 13, no. 3, pp. 289-307, Nov. 1998.