Constraints assisted modeling and validation in metropolis framework

Conference Record - Asilomar Conference on Signals, Systems and Computers

Volumn , Issue , 2006, Pages 1469-1474

  Yang, Guang ^a   Hsieh, Harry ^b   Chen, Xi ^c   Balarin, Felice ^d   Sangiovanni Vincentelli, Alberto ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

^b UNIVERSITY OF CALIFORNIA   (United States)

^c Novas Software Inc

^d Cadence Berkeley Labs

Author keywords

[No Author keywords available]

Indexed keywords

COORDINATION CONSTRAINTS; FORMAL VERIFICATIONS; HARDWARE SOFTWARE PARTITIONING; HETEROGENEOUS EMBEDDED SYSTEMS; LINEAR TEMPORAL LOGIC (LTL); METROPOLIS FRAMEWORK; MODELING AND VALIDATION; SYSTEM BEHAVIORS; SYSTEM LEVEL PARAMETERS;

EMBEDDED SYSTEMS; FUZZY LOGIC; INTEGRATED CIRCUITS; REFINING; TEMPORAL LOGIC;

COORDINATION REACTIONS;

EID: 47049091252     PISSN: 10586393     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ACSSC.2006.355002     Document Type: Conference Paper

References (22)

1. F. Balarin, Y. Watanabe, et al.: Metropolis: An Integrated Environment for Electronic System Design. IEEE Computer Society, April, 2003
2. K. Keutzer, S. Malik, R. Newton, J. Rabaey, A. Sangiovanni-Vincentelli: System Level Design: Orthogonalization of Concerns and Platform-Based Design. IEEE Transactions on Computer-Aided Design of Circuits and Systems, Vol. 19, No. 12, Dec. 2000
3. A. Pnueli: The Temporal Logic of Programs. Proceedings of the 18 IEEE Symposium on Foundation of Computer Science, 46-57, 1977
4. X. Chen, H. Hsieh, F. Balarin, Y. Watanabe: Logic of Constraints: A Quantitative Performance and Functional Constraint Formalism. IEEE Transactions on Computer-Aided Design of Integrated Circuits. Vol. 23, No. 8, Aug. 2004.
5. Gerard J. Holzmann: The Model Checker SPIN. Software Engineering, 279-295, Vol. 23, No. 5, 1997
6. X. Chen, H. Hsieh, F. Balarin, and Y. Watanabe: Formal Verification for Embedded System Designs. International Journal of Design Automation for Embedded Systems. Special Issue of Covalidation of Embedded Hardware/Software System, edited by Ian G. Harris. Kluwer Academic Publishers, 8(2/3), June/September 2003.
7. P. Alexander, C. Kong, D. Barton: Rosetta usage guide, available at http://www.sldl.org 2001
8. Accellera: http://www.accellera.org
9. IBM: http://www.haifa.il.ibm.com/projects/verification/sugar
10. OpenVera: http://www.open-vera.com
11. Object Constraint Language specification. http://www. omg.org, 1997.
12. Quick reference guide for the Design Constraints Description Language. http://www.eda.org/dcwg, 2000.
13. F. Jahanian, A. K. Mok: Safety Analysis of Timing Properties in Real-Time Systems. IEEE Transactions on Software Engineering, 890-904, 1986
14. B. Alpern, F. Schneider: Verifying temporal properties without temporal logic. ACM Transactions on Programming Languages, vol 11, no 1, 147-167, Jan 1989
15. Z. Har'El, R. P. Kurshan: Software for Analysis of Coordination. Proceedings of the International Conference on System Science, 382-385, 1988
16. J.G. Henriksen, J. Jensen, et al: Tools and Algorithms for the Construction and Analysis of Systems. Mona: Monadic Second-order logic in practice First International Workshop, TACAS '95, LNCS 1019
17. V. Shah, C. Passerone, L. Lavagno, Y. Watanabe: A time slice based scheduler model for system level design. Design Automation and Test in Europe, page 378, 2005.
18. F. Balarin, L. Lavagno, et al.: Concurrent Execution Semantics and Sequential Simulation Algorithms for the Metropolis Metamodel. Proc. 10th Int'l Symp. Hardware/Software Codesign, 13-18, 2002
19. G. Yang, Y. Watanabe, F. Balarin, A. Sangiovanni-Vincentelli: Separation of Concerns: Overhead in Modeling and Efficient Simulation Techniques. Fourth ACM International Conference on Embedded Software (EMSOFT'04). Sep. 2004
20. Fabio Somenzi and Roderick Bloem: Efficient Buchi Automata from LTL formulae.
21. Paul Gastin and Denis Oddoux: Fast LTL to Buchi Automata Translation. CAV, 2001
22. X. Chen, A. Davare, H. Hsieh, A. Sangiovanni-Vincentelli, Y. Watanabe: Simulation based deadlock analysis for system level designs. DAC '05: Proceedings of the 42nd annual conference on Design automation, 260-265, 2005