Bsim4 and mosfet modeling for ic simulation

Bsim4 And Mosfet Modeling For Ic Simulation

Volumn , Issue , 2011, Pages 1-414

  Liu, Weidong ^a   Hu, Chenming ^b  

^a SYNOPSYS INC   (United States)

^b UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

EID: 85115948221     PISSN: None     EISSN: None     Source Type: Book    
DOI: 10.1142/6158     Document Type: Book

References (117)

1. Bing. J. Sheu, D. L. Scharfetter, Chenming Hu, and D. O. Pederson, “A compact IGFET charge model,” IEEE Trans. Circuits and Systems, vol. CAS-31, no. 8, pp. 745-748, August 1984.
2. Bing. J. Sheu, D. L. Scharfetter, P.-K. Ko, and M.-C. Jeng, “BSIM: Berkeley short-channel IGFET model for MOS transistors,” IEEE Journal of Solid-State Circuits, vol. 22, no. 4, pp. 558-566, August 1987.
3. M. C. Jeng, P. K. Ko, and C. Hu, “A deep submicron MOSFET model for analog/digital circuit simulations,” Tech. Dig. Of IEDM, pp. 114-117, San Francisco, December 1988.
4. K. Y. Toh, P. K. Ko, and R. G. Meyer, “An engineering model for short-channel MOS devices,” IEEE Journal of Solid-State Circuits, vol. 23, no. 4. pp. 950-958, August 1988.
5. J. H. Huang, Z. H. Liu, M. C. Jeng, P. K. Ko, and C. Hu, “A physical model for MOSFET output resistance,” Tech. Dig. Of IEDM, pp. 569-572, San Francisco, December 1992.
6. J. H. Huang, Z. H. Liu, M. C. Jeng, K. Hui, M. Chan, P. K. Ko, and C. Hu, “BSIM3 Manual”, University of California, Berkeley, 1993.
7. Z.-H. Liu, C. Hu, J.-H. Huang, T.-Y. Chan, M.-C. Jeng, P. K. Ko, and Y. C. Cheng, “Threshold voltage model for deep-submicrometer MOSFET's,” IEEE Trans. on Electron Devices, vol. 40, no. 1, pp. 86-95, January 1993.
8. Chenming Hu, Simon C. Tam, Fu-Chieh Hsu, Ping-Keung Ko; Tung-Yi Chan; K. W. Terrill, “Hot-electron induced MOSFET degradation - Model, monitor, and improvement,” IEEE Trans. Electron Devices, vol. ED-32, pp. 375-385, February 1985, and IEEE Journal Solid-State Circuits, vol. SC-20, pp. 295-305, February 1985.
9. T. Y. Chan, J. Chen, P. K. Ko, and C. Hu, “The impact of gate-induced drain leakage current on MOSFET scaling,” Tech. Dig. Of IEDM, pp. 718-721, Washington D. C., December 1987.
10. K. K. Hung, P. K. Ko, C. Hu, and Y.C. Cheng, “A unified model for the flicker noise in metal-oxide-semiconductor field-effect transistors,” IEEE Trans. on Electron Devices, vol. 37, no. 3, pp. 654-665, March 1990.
11. P. Fang, K. K. Hung, P. K. Ko, and Chenming Hu, “Characterizing a single hot-electron-induced trap in submicron MOSFET using random telegraph noise,” Digest of Tech. Papers of Symp. on VLSI Technology, pp. 37-38, Honolulu, Hawaii, June 1990.
12. K. K. Hung, P. K. Ko, C. Hu, and Y. C. Cheng, “A physics-based MOSFET noise model for circuit simulators,” IEEE Trans. Electron Devices, vol. 37, no. 4, pp. 1323-1333, May 1990.
13. Kai Chen, H. C. Wann, J. Dunster, P. K. Ko, Chenming Hu, and M. Yoshida, “MOSFET carrier mobility model based on gate oxide thickness, threshold and gate voltages,” Solid-State Electronics, pp. 1515-1518, October 1996.
14. Yuhua Cheng, Kai Chen, K. Imai, and Chenming Hu, “A unified MOSFET channel charge model for device modeling in circuit simulation,” IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, pp. 641-644, August 1998.
15. Yuhau Cheng, Mie-Chie Jeng, Zhihong Liu, Mansun Chan, J. H. Huang, Kai Chen, P. K. Ko, and Chenming Hu, “A physical and scalable I-V model in BSIM3v3 for analog/digital circuit simulation,” IEEE Trans. Electron Devices, pp. 277-287, 1997.
16. Yuhua Cheng and Chenming Hu, “MOSFET modeling and BSIM3 user's guide,” Kluwer Academic Publishers, 1999.
17. Weidong Liu, Xiaodong Jin, James Chen, Min-Chie Jeng, Zhihong Liu, Yuhua Cheng, Kai Chen, Mansun Chan, Kelvin Hui, Jianhui Huang, Robert Tu, Ping K. Ko, and Chenming Hu, “BSIM3v3.2 MOSFET model - Users’ manual”, Memorandum No. UCB/ERL M98/51. Electronics Research Laboratory, College of Engineering, University of California, Berkeley, August 21, 1998.
18. Weidong Liu, Xiaodong Jin, Kanyu M. Cao, and Chenming Hu, “BSIM4.0.0 MOSFET model - User’s manual,” Memorandum No. UCB/ERL M00/38, Electronics Research Laboratory, College of Engineering, University of California, Berkeley. August 3, 2000.
19. Xiaodong Jin, Jia-Jiunn Ou, Chin-Hung Chen, Weidong Liu, M. Deen, P. R. Gray, and Chenming Hu, “An effective gate resistance model for CMOS RF and noise modeling,” Tech. Dig. Of IEDM, pp. 961-964, San Francisco, December 1998.
20. Jia-Jiunn Ou, Xiaodong Jin, Chenming Hu, and P. R. Gray, “Submicron CMOS thermal noise modeling from an RF perspective,” VLSI Technology Symposium, pp.151 -152, 1999.
21. Weidong Liu, Xiaodong Jin, Ya-Chin King, and C. Hu, “An efficient and accurate compact model for thin-oxide MOSFET intrinsic capacitance considering the finite charge layer thickness,” IEEE Trans. Electron Devices, pp.1070-1072, May 1999.
22. Kanyu M. Cao, W. C. Lee, Weidong Liu, Xiaodong Jin, Pin Su, S. K. H. Fung, Judy X. An, B. Yu, and Chenming Hu, “BSIM4 gate leakage model including source-drain partition,” Tech. Dig. Of IEDM, pp. 815-818, San Francisco, December 2000.
23. Kanyu Mark Cao, Weidong Liu, Xiaodong Jin, Karthik Vasanth, Keith Green, John Krick, Tom Vrotsos, and Chenming Hu, “Modeling of pocket implanted MOSFETs for anomalous analog behavior,” Tech. Dig. Of IEDM, pp. 171-174, Washington D. C., December 1999.
24. Mansun Chan, Pin Su, Hui Wan, C. H. Lin, Samuel K.-H. Fung, A. M. Niknejad, Chenming Hu, and P. K. Ko, “Modeling the floating-body effects of fully depleted, partially depleted, and body-grounded SOI MOSFETs, ” Solid State Electronics, pp. 969-978, June 2004.
25. Wei Jin, Weidong Liu, S. K. H. Fung, P. C. Chan, and Chenming Hu, “SOI thermal impedance extraction methodology and its significance for circuit simulation,” IEEE Trans. Electron Devices, vol. 48, no. 4, pp. 730-736, April 2001.
26. Hui Wan, Pin Su, Samuel K. H. Fung, A. Niknejad, and Chenming Hu, “RF modeling for FDSOI MOSFET and self heating effect on RF parameter extraction,” NanoTech Workshop on Compact Modeling, 2002.
27. Xuejue Huang, Wen-Chin Lee, Charles Kuo, D. Hisamoto, Leland Chang, J. Kedzierski, E. Anderson, H. Takeuchi, Yang-Kyu Choi, K. Asano, K, V. Subramanian, Tsu-Jae King, J. Bokor, and Chenming Hu, ”Sub-50 nm FinFET: PMOS ”, Tech. Dig. Of IEDM, pp. 67-70, Washington D. C., December 1999.
28. M. V. Dunga, Chung-Hsun Lin, D. D. Lu, Weize Xiong, C. R. Cleavelin, P. Patruno, Jiunn-Ren Hwang, Fu-Liang, A. M. Niknejad, and Chenming Hu “BSIM-MG: A versatile multi-gate FET model for mixed-signal design,” VLSI Technology Symposium, pp. 60-61, Kyoto, June 2007.
29. Weidong Liu, Xiaodong Jin, Kanyu M. Cao, and Chenming Hu, “BSIM4.0.0 MOSFET Model - User’s Manual,” Memorandum No. UCB/ERL MGG/3S, Electronics Research Laboratory, College of Engineering, University of California, Berkeley, August S, 2000.
30. Tanvir Hasan Morshed, Wenwei Morgan Yang, Mohan V. Dunga, Xuemei Jane Xi, Jin He, Weidong Liu, Kanyu M. Cao, Xiaodong Jin, Jeff J. Ou, Mansun Chan, Ali M. Niknejad, and Chenming Hu, “BSIM4.6.4 User’s Manual,” University of California, Berkeley, http://www-device.eecs.berkeley.edu/~bsimS/bsim4.html, August 2009.
31. Z.-H. Liu, C. Hu, J.-H. Huang, T.-Y. Chan, M.-C. Jeng, P. K. Ko, and Y. C. Cheng, “Threshold voltage model for deep-submicrometer MOSFET's,” IEEE Trans. on Electron Devices, vol. 40, no. 1, pp. 86-95, January 1995.
32. Weidong Liu and Chenming Hu, “BSIMSvS MOSFET Model” - Silicon and Beyond: Advanced Device Models and Circuit Simulators,” edited by Michael S. Shur and Tor A. Fjeldly, pp. 1-51, ISBN: 981-02-4280-8, World Scientific, 2000.
33. Weidong Liu, Xiaodong Jin, James Chen, Min-Chie Jeng, Zhihong Liu, Yuhua Cheng, Kai Chen, Mansun Chan, Kelvin Hui, Jianhui Huang, Robert Tu, Ping K. Ko, and Chenming Hu, “BSIMSvS.2 MOSFET model - Users’ manual,” Memorandum No. UCB/ERL M98/51. Electronics Research Laboratory, College of Engineering, University of California, Berkeley, August 21, 1998.
34. Kanyu Mark Cao, Weidong Liu, Xiaodong Jin, Karthik Vasanth, Keith Green, John Krick, Tom Vrotsos, and Chenming Hu, “Modeling of pocket implanted MOSFETs for anomalous analog behavior”, Tech. Dig. Of IEDM, pp. 171-174, 1999.
35. Anant G. Sabnis, and James T. Clemens, “Characterization of the electron mobility in the inverted <100> Si surface,” Tech. Dig. Of IEDM, pp. 18-21, 1979.
36. Mong-Song Liang, Jeong Yeol Choi, Ping-Keung Ko, and Chenming Hu, “Inversion-layer capacitance and mobility of very think gate-oxide MOSFET’s,” IEEE Trans. Electron Devices, vol. ED-SS, no. S, pp. 409-41S, March 1986.
37. H. C. Pao, and C. T. Sah, “Effects of diffusion current on characteristics of metal-oxide (insulator)-semiconductor transistors,” Solid-State Electronics, vol. 9, pp. 927-937, 1966.
38. J. R. Brews, “A charge sheet model of the MOSFET,” Solid-State Electronics, vol. 21, pp. 345-355, 1978.
39. Weidong Liu, and Chenming Hu, “BSIM3v3 MOSFET Model” - Silicon and Beyond: Advanced Device Models and Circuit Simulators, edited by Michael S. Shur and Tor A. Fjeldly, pp. 1-31, ISBN: 981-02-4280-8, World Scientific, 2000.
40. Chenming Calvin Hu, “Modern Semiconductor Devices for Integrated Circuits,” Chapter 6, pp. 195 - 257, Pearson Prentice Hall, 2010.
41. J. H. Huang, Z. H. Liu, M. C. Jeng, K. Hui, M. Chan, P. K. Ko, and C. Hu, “BSIM3 Version 2.0 User’s Manual,” University of California, Berkeley, March 1994.
42. J. H. Huang, Z. H. Liu, M. C. Jeng, P. Ko, and C. Hu, “A physical model MOSFET output resistance,” Tech. Dig. Of IEDM, pp. 569-572, San Francisco, December 1992.
43. Y. Cheng, M. Jeng, Z. Liu, J. H. Hang, M. Chan, K. Chen, P. Ko, and C. Hu, “A physical and scalable I-V model in BSIM3v3 for analog/digital circuit simulation,” IEEE Tran. Electron Devices, vol. 44, pp. 277-287, 1997.
44. Weidong Liu, Xiaodong Jin, James Chen, Min-Chie Jeng, Zhihong Liu, Yuhua Cheng, Kai Chen, Mansun Chan, Kelvin Hui, Jianhui Huang, Robert Tu, Ping K. Lo, and Chenming Hu, “BSIM3v3.2 MOSFET MODEL - Users’ Manual,” Memorandum No. UCB/ERL M98/51. Electronics Research Laboratory, College of Engineering, the University of California at Berkeley, August 1998.
45. Kanyu Mark Cao, Weidong Liu, Xiaodong Jin, Karthik Vasanth, Keith Green, John Krick, Tom Vrotsos, and Chenming Hu, “Modeling of pocket implanted MOSFETs for anomalous analog behavior,” Tech. Dig. Of IEDM, pp. 171-174, Washington D. C., December 1999.
46. C. Hu, S. Tam, F.C. Hsu, P.K. Ko, T.Y. Chan, and K.W. Kyle, “Hot-Electron Induced MOSFET Degradation - Model, Monitor, Improvement,” IEEE Trans. Electron Devices, vol. 32, pp. 375-385, 1985.
47. Chih-Tang Sah, “Fundamentals of Solid-State Electronics (FSSE),” World Scientific Publishing Co., pp. 474-497, 1991.
48. Tanvir H. Morshed, Wenwei Morgan Yang, Mohan V. Dunga, Xuemei Jane Xi, Jin He, Weidong Liu, Kanyu M. Cao, Xiaodong Jin, Jeff J. Ou, Mansun Chan, Ali M. Niknejad, and Chenming Hu, “BSIM4.6.4 User’s Manual,” The University of California atBerkeley, http://www-device.eecs.berkeley.edu/~bsim3/bsim4.html. 2009.
49. Chenming Calvin Hu, “Modern Semiconductor Devices for Integrated Circuits,” Pearson Prentice Hall, Chapter 7, pp. 259 - 289, 2010.
50. Wen-Chin Lee, Tsu-Jae King, and Chenming Hu, “Evidence of hole direct tunneling through ultrathin gate oxide using P poly-SiGe gate,” IEEE EDL, vol. 20, no. 6, pp. 268-271, June, 1999.
51. Pin Su, Samuel K. H. Fung, Weidong Liu, and Chenming Hu, “Studying the impact of gate tunneling on dynamic behaviors of partially-depleted SOI CMOS using BSIMPD,” Proceedings of the International Symposium on Quality Electronic Design (ISQED), pp. 487-491, 2002.
52. Yee-Chia Yeo, Tsu-Jae King, and Chenming Hu, “Direct tunneling leakage current and scalability of alternative gate dielectrics,” Applied Physics Letters, 81(11), pp. 2091-2093, 2002.
53. K. M. Cao, W.-C. Lee, W. Liu, X. Jin, P. Su, S. K. H. Fung, J. X. An, B. Yu, and C. Hu, “BSIM4 gate leakage model including source-drain partition,” Tech. Dig. Of IEDM, pp. 815 - 818, San Francisco, December 2000.
54. Chih-Tang Sah, “A new semiconductor tetrode, the surface-potential controlled transistor,” Proc. IRE, vol. 49(11), pp. 1623-1634, November 1961.
55. “Effect of surface recombination and channel on p-n junction and transistor characteristics,” IEEE Trans. Electron Devices, vol. 9, no. 1, pp. 94-108, January 1962.
56. C. Hu, S. Tam, F. C. Hsu, P. K. Ko, T. Y. Chan, and K. W. Kyle, “Hot-electron induced MOSFET degradation - Model, monitor and improvement,” IEEE Trans. Electon Devices, vol. 32, pp. 375-385, 1985.
57. Yuhua Cheng, and Chenming Hu, “MOSFET Modeling & BSIM3 User’s Guide,” Kluwer Academic Publishers, 1999.
58. T. Y. Chan, J. Chen, P. K. Ko, and C. Hu, “The impact of gate-induced drain leakage current on MOSFET scaling,” Tech. Dig. Of IEDM, pp. 718 -721, 1987.
59. D. E. Ward, and R. W. Dutton, “A charge-orient model for MOS transistor capacitances,” IEEE J. Solid-State Circuits, vol. 13, pp. 703-708, 1978.
60. P. Yang, “Capacitance Modeling for MOSFET,” in Advances in CAD for VLSI, vol. 3, Edited by A. E. Ruehli. Amsterdam, The Netherlands: North Holland, pp. 107-130, 1986.
61. Weidong Liu, Michael Orshansky, Xiaodong Jin, Kai Chen, and Chenming Hu, “MOSFET intrinsic-capacitance related inaccuracy in CMOS circuit speed simulation,” IEEE 1997 International Semiconductor Device Research Symposium, pp. 337-340, Virginia, 1997.
62. Weidong Liu, and Chenming Hu, “BSIM3v3 MOSFET Model” - Silicon and Beyond: Advanced Device Models and Circuit Simulators, edited by Michael S. Shur and Tor A. Fjeldly, pp. 1-31, ISBN: 981-02-4280-8, World Scientific, 2000.
63. Weidong Liu, Xiaodong Jin, Yachin King, and Chenming Hu, “An efficient and accurate compact model for thin-oxide-MOSFET intrinsic capacitance considering the finite charge thickness for circuit simulation,” IEEE Trans. on Electronic Devices, pp.1070-1072, May 1999.
64. Weidong Liu, Xiaodong Jin, James Chen, Min-Chie Jeng, Zhihong Liu, Yuhua Cheng, Kai Chen, Mansun Chan, Kelvin Hui, Jianhui Huang, Robert Tu, Ping K. Ko, and Chenming Hu, “BSIM3v3.2 MOSFET model - Users’ manual”, Memorandum No. UCB/ERL M98/51. Electronics Research Laboratory, College of Engineering, University of California, Berkeley, August 21, 1998. Give total number of pages.
65. Weidong Liu, Xiaodong Jin, Kanyu M. Cao, and Chenming Hu, “BSIM4.0.0 MOSFET Model - User’s Manual”, Memorandum No. UCB/ERL M00/38, Electronics Research Laboratory, College of Engineering, University of California, Berkeley, August 3, 2000. Give total number of pages
66. Mohan V. Dunga, Wenwei Morgan Yang, Xuemei Jane Xi, Jin He, Weidong Liu, Kanyu, M. Cao, Xiaodong Jin, Jeff J. Ou, Mansun Chan, Ali M. Niknejad, and Chenming Hu, “BSIM4.6.1 MOSFET Model - User’s Manual,” University of California, Berkeley, 2007.
67. Ya-Chin King, H. Fujioka, S. Kamohara, W.-C. Lee, and Chenming Hu, “AC charge centroid model for quantization of inversion layer in NMOSFET,” Int. Symp. VLSI Technology, Systems and Applications, Proc. Of Tech. Papers, Taipei, Taiwan, pp. 245-249, June 1997.
68. Xiaodong Jin, Jia-Jiunn Ou, Chih-Hung Chen, Weidong Liu, M. Jamal Deen, Paul R. Gray, and Chenming Hu, “An effective gate resistance model for CMOS RF and noise modeling,” Tech. Dig. Of IEDM, pp. 961-964, San Francisco, December 1998.
69. Xiaodong Jin, Kanyu Cao, Jia-Jiunn Ou, Weidong Liu, Yuhua Cheng, Mishel Matloubian, and Chenming Hu, “An accurate non-quasi-static MOSFET model for simulation of RF and high speed circuits,” VLSl Technology, Dig. Of Technical Papers, pp. 196-197, 2000.
70. Jia-Jiunn Ou, Xiaodong Jin, Ingrid Ma, Chenming Hu, and Paul R. Gray, “CMOS RF modeling for GHz communication IC’s,” VLSl Technology, Dig. Of Technical Papers, pp. 94-95, 1998.
71. W. Liu, R. Gharpurey, M. C. Chang, U. Erdogan, R. Aggarwal, and J.P. Mattia, “R.F. MOSFET modeling accounting for distributed substrate and channel resistances with emphasis on the BSIM3v3 SPICE model,” Tech. Dig. Of IEDM, pp. 309-312, Washington D. C., December 1997.
72. M. C. A. M. Koolen, J. A. M. Geelen, and M. P. J. G. Versleijen, “An improved deembedding technique for on-wafer high-frequency characterization,” IEEE Proc. Bipolar Circuit and Technology Meeting, pp. 188-191, 1991.
73. A. van der Ziel, “Noise in Solid State Devices and Circuits,” New York: John Wiley & Sons, 1986.
74. K. K. Hung, P. K. Ko, C. Hu, and Y. C. Cheng, “Random telegraph noise of deep-submicrometer MOSFET’s,” IEEE Electron Device Letters, vol. 11, no. 2. February 1990.
75. D. K. Shaeffer, and T. H. Lee, “A 1.5 V 1.5GHz CMOS low noise amplifier,” IEEE J. Solid-State Circuits, vol. 32, pp. 745-759, 1997.
76. L. W. Nagel, “SPICE2: A Computer Program to Simulate Semiconductor Circuits,” Memorandum No. UCB/ERL-M520, Electronics Research Laboratory, College of Engineering, University of California, Berkeley, May 1975.
77. Thomas L. Quarles, “The SPICE3 Implementation Guide,” Memorandum No. UCB/ERL-M89/44, Electronics Research Laboratory, College of Engineering, University of California, Berkeley, April 24, 1989.
78. Thomas L. Quarles, “Analysis of Performance and Convergence Issues for Circuit Simulation,” Memorandum No. UCB/ERL-M89/42, Electronics Research Laboratory, College of Engineering, University of California, Berkeley, April 1989.
79. Thomas L. Quarles, “Adding Devices to SPICE3,” Memorandum No. UCB/ERL-M89/45, Electronics Research Laboratory, College of Engineering, University of California, Berkeley, April 24, 1989.
80. Weidong Liu, and Chenming Hu, “BSIM3v3 MOSFET Model” - Silicon and Beyond: Advanced Device Models and Circuit Simulators, edited by Michael S. Shur and Tor A. Fjeldly, pp. 1-31, ISBN: 981-02-4280-8, World Scientific, 2000.
81. Weidong Liu, Xiaodong Jin, James Chen, Min-Chie Jeng, Zhihong Liu, Yuhua Cheng, Kai Chen, Mansun Chan, Kelvin Hui, Jianhui Huang, Robert Tu, Ping K. Ko, and Chenming Hu, “BSIM3v3.2 MOSFET model - Users’ manual,” Memorandum No. UCB/ERL M98/51. Electronics Research Laboratory, College of Engineering, University of California, Berkeley, August 21, 1998.
82. K. K. Hung, P. K. Ko, C. Hu, and Y. C. Cheng, “A physics-based MOSFET noise model for circuit simulators,” IEEE Trans. Electron Devices, vol. 37, no. 5. May 1990.
83. Y. P. Tsividis, “Operation and Modeling of the MOS Transistor,” 2nd ed., McGraw-Hill, Inc., 1999.
84. C. H. Chen, and M. J. Deen, “A general noise and S-parameter de-embedding procedure for on-wafer high-frequency noise measurements of MOSFETs,” IEEE Trans. on Microwave Theory and Techniques, vol. 49, no.5, pp. 1004-1005, May 2001.
85. C. Enz, and Y. Cheng, “MOS transistor modeling for RF IC design,” IEEE J. Solid-State Circuits, vol. 35, pp. 186-201, Feb. 2000.
86. Chih-Tang Sah, “Theory of low-frequency noise in junction-gate field-effect transistors,” IEEE Transaction on Electron Devices, 11(7), 324-345, July 1964.
87. C. T. Sah, S. W. Wu and F. H. Hielscher, “The effects of fixed bulk charge on the thermal noise in MOS transistors,” IEEE Trans. Electron Devices, 13(4), 416-420, April 1966.
88. Chih-Tang Sah and Frank H. Hielscher, “Evidence of the surface origin of the 1/f noise,” Physical Review Letters, 17(18), 956-958, 31 October 1966.
89. Leopaldo D. Yau and Chih-Tang Sah, “Theory and experiments of low-frequency generation-recombination noise in MOS transistors,” IEEE Trans. Electron Devices, 16(2), 170-177, February 1969.
90. H. S. Fu and C. T. Sah, “Lumped model analysis of the low-frequency generation noise in gold-doped silicon junction-gate field-effect transistors,” Solid-State Electronics, 12(4), 605-618, April 1969.
91. L. D. Yau and C. T. Sah, “Observation of the ideal generation-recombination noise spectrum and spectra with voltage variable relaxation time in gold-doped silicon,” Applied Physics Letters, 14, 267-269, 1 May 1969.
92. L. D. Yau and C. T. Sah, “Geometrical dependences of the generation-recombination noise in gold-doped silicon MOS transistors,” Solid-State Electronics, 12(11), 903-905, November 1969.
93. L. D. Yau and C. T. Sah, “On the excess white noise in MOS transistors,” Solid-State Electronics, 12(12), 927-936, December 1969.
94. L. D. Yau and C. T. Sah, “Temperature and field dependences of the generation-recombination noise and thermal emission rates at the gold acceptor center in silicon,” Solid-State Electronics 13(9), 1213-1218, September 1970.
95. Chih-Tang Sah, “Equivalent circuit models in semiconductor transport for thermal, optical, Auger-impact and tunneling recombination-generation-trapping processes,” Physica Status Solidi, (a)7, 541-559, 16 October 1971.
96. H. S. Fu and C. T. Sah, “Theory and experiments on surface 1/f noise,” IEEE Transaction on Electron Devices, 19(2), 273-285, February 1972.
97. Chenming Calvin Hu, “Modern Semiconductor Devices for Integrated Circuits,” Chapter 4, pp. 89-146, Pearson Prentice Hall, 2010.
98. Chih-Tang Sah, “Fundamentals of Solid-State Electronics,” Section 536, pp. 441-450, World Scientific Publishing Co,, Singapore, 1991.
99. S. M. Sze, “Physics of Semiconductor Devices,” John Wiley, New York, 1981.
100. Weidong Liu, Xiaodong Jin, Kanyu M. Cao, and Chenming Hu, “BSIM4.0.0 MOSFET model - User’s manual,” Memorandum No. UCB/ERL M00/38, Electronics Research Laboratory, College of Engineering, University of California, Berkeley. August 3, 2000.
101. L. W. Nagel, “SPICE2: A Computer Program to Simulate Semiconductor Circuits,” Electronics Research Laboratory, College of Engineering, University of California, Berkeley, Memo No. UCB/ERL-M520, May 1975.
102. Thomas L. Quarles, “The SPICE3 Implementation Guide,” Electronics Research Laboratory, College of Engineering, University of California, Berkeley, Memo No. UCB/ERL-M89/44, April 24, 1989.
103. Thomas L. Quarles, “Analysis of Performance and Convergence Issues for Circuit Simulation,” Electronics Research Laboratory, College of Engineering, University of California, Berkeley, Memo No. UCB/ERL-M89/42, April 1989.
104. Thomas L. Quarles, “Adding Devices to SPICE3,” Electronics Research Laboratory, College of Engineering, University of California, Berkeley, Memo No. UCB/ERL-M89/45, April 24, 1989.
105. V. Litovski and M. Zwolinski, “VLSI Circuit Simulation and Optimization,” Chapman & Hall, 1997.
106. Andrew Yang, “Computation Methods for Circuit Analysis and Simulation,” University of Washington, EE 537 course notes, 1992.
107. Y. Taur, D. A. Buchanan, Wei Chen, D. J. Frank, K. E. Ismail, Shih-Hsien Lo, G. A. Sai-Halasz, R. G. Viswanathan, H.-J. C. Wann, S. J. Wind, and Hon-Sum Wong, “CMOS scaling into the nanometer regime,” Proceedings of IEEE, vol. 85, pp. 486-504, April 1997.
108. D. J. Frank, R. H. Dennard, E. Nowak, P. M. Solomon, Y. Taur, and H.-S.P. Wong, “Device scaling limits of Si MOSFETs and their application dependencies,” Proceedings of IEEE, vol. 89, pp. 259-288, March 2001.
109. D. Hisamoto, Wen-Chin Lee, J. Kedzierski, H. Takeuchi, K. Asano, C. Kuo, E. Anderson, Tsu-Jae King, J. Bokor, and Chenming Hu, “FinFET - A self-aligned double gate MOSFET scalable to 20nm,” IEEE Trans. Electron Devices, vol. 47, pp. 2320-2325, December 2000.
110. H.-S. P. Wong, D. J. Frank, and P. M. Solomon, “Device design considerations for double-gate, ground plane and single-gate ultra-thin SOI MOSFETs at the 25nm channel length generation,” IEDM Tech. Dig., pp. 407-410, San Francisco, December 1998.
111. Xuejue Huang, Wen-Chin Lee, Charles Kuo, D. Hisamoto, Leland Chang, J. Kedzierski, E. Anderson, H. Takeuchi, Yang-Kyu Choi, K. Asano, K, V. Subramanian, Tsu-Jae King, J. Bokor, and Chenming Hu, ”Sub-50 nm FinFET: PMOS ”, Tech. Dig. Of IEDM, pp. 67-70, Washington D. C., December 1999.
112. Y. Taur, “Analytic solutions of charge and capacitance in symmetric and asymmetric double-gate MOSFETs,” IEEE Trans. Electron Devices, vol. 48, pp. 2861-2869, December 2001.
113. G. D. J. Smit, A. J. Scholten, N. Serra, R. M. T. Pijper, R. van Langevelde, A. Mercha, G. Gildenblat, and D. B. M. Klassen, “PSP-based compact FinFET model describing dc and RF measurements,” IEDM Tech. Dig., pp. 175-178, San Francisco, December 2006.
114. M. V. Dunga, C-H. Lin, A. Niknejad, and C. Hu, “BSIM-CMG: A Compact Model for Multi-Gate Transistors,” Chapter 3 in FinFETs and Other Multi-Gate Transistors, J. P. Colinge, Edited, Springer Science, New York, NY, pp. 113-153, 2007.
115. Mohan V. Dunga, Chung-Hsun Lin, Darsen D. Lu, Weize Xiong, C. R. Cleavelin, P. Patruno, Jiunn-Ren Hwang, Fu-Liang Yang, Ali M. Niknejad, and Chenming Hu, “BSIM-MG: A versatile multi-gate FET model for mixed-signal design,” Proceedings of the VLSI Technology Symposium, pp. 80-81, 2007.
116. J. R. Brews, “A charge sheet model of the MOSFET,” Solid-State Electronics, vol. 21, pp. 345-355, 1978.
117. D. Ward, and R. Dutton, “A charge-oriented model for MOS transistor capacitances,” IEEE J. Solid State Circuits, vol. SSC-13, pp. 703-708, October 1978