Virtual Machines

Virtual Machines

Volumn , Issue , 2005, Pages

  Smith, Jim E ^a   Nair, Ravi ^b  

^a UNIVERSITY OF WISCONSIN   (United States)

^b IBM T J WATSON RESEARCH CENTER   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

EID: 85081488080     PISSN: None     EISSN: None     Source Type: Book    
DOI: 10.1016/B978-1-55860-910-5.X5000-9     Document Type: Book

References (235)

1. Adair R., Bayles R.U., Comeau L.W., Creasy R.J. A Virtual Machine System for the 360/40. Cambridge Scientific Center Report No. G320-2007 1966, (May).
2. Adve V., Lattner C., Brukman M., Shukla A., Gaeke B. LLVA: A Low-level Virtual Instruction Set Architecture. Proc. 36th Int. Symp. on Microarchitecture 2003.
3. Aho A.V., Sethi R., Ullman J.D. Compilers: Principles, Techniques and Tools 1986, Addison-Wesley.
4. Allcock B., Bester J., Breshanan J., Chervenak A., Foster I., Kesselman C., Meder S., Nefedova V., Quesnel D., Tuecke S. Secure, Efficient Data Transport and Replica Management for High-Performance Data-Intensive Computing. Proc. 18th Symposium on Mass Storage Systems and Technologies 2001.
5. Altman E., Ebcioglu K., Gschwind M., Sathaye S. Methods and Apparatus for Reordering and Renaming Memory References in a Multiprocessor Computer System 2002, US patent 6,349,361 (February).
6. Amdahl G.M., Blaauw G.A., Brooks F.P. Architecture of the IBM System 360. IBM Journal of Research and Development 1964, 87-101. (April).
7. Anderson D.P., Cobb J., Korpella E., Lebofsky M., Werthimer D. SETI@home: An Experiment in Public-Resource Computing. Communications of the ACM 2002, 56-61. (November).
8. Appel A.W. Garbage Collection. Topics in Advanced Language Implementations 1991, 89-100. MIT Press, Reading, MA. P. Lee (Ed.).
9. ARM ARM 9EJ-S Technical Reference Manual 2002, Ref. DDI0222B.
10. Arnold M., Ryder B.G. A Framework for Reducing the Cost of Instrumented Code. Proc. Conf. ACM SIGPLAN '01 on Programming Language Design and Implementation 2001, 168-179.
11. Arnold M., Hind M., Ryder B.G. Online Feedback-Directed Optimization of Java. Proc. Conf. on Object Oriented Programming Systems, Languages, and Applications 2002, 111-129.
12. Arnold M., Fink S., Grove D., Hind M., Sweeney P.F. Adaptive Optimization in the Jalapeno JVM. Proc. Conf. on Object Oriented Programming Systems, Languages, and Applications 2000, 47-65.
13. Arnold M., Fink S., Grove D., Hind M., Sweeney P.F. A Survey of Adaptive Optimization in Virtual Machines. Proceedings of the IEEE 2005.
14. Artigas P.V., Gupta M., Midkiff S.P., Moreira J.E. Automatic Loop Transformations and Parallelization for Java. Proc. Int. Conf. on Supercomputing 2000, 1-10.
15. Attanasio C.R., Bacon D.F., Cocchi A., Smith S. A Comparative Evaluation of Parallel Garbage Collector Implementations. Proc. 14th Workshop on Languages and Compilers for Parallel Computing 2001, 177-192.
16. Aycock J. A Brief History of Just-in-Time. ACM Comp. Surveys 2003, 97-113.
17. Ayers A., Schooler R., Gottlieb R. Aggressive Inlining. Proc. ACM SIGPLAN Conf. on Programming Language Design and Implementation 1997, 134-145.
18. Bala V., Duesterwald E., Banerjia S. Transparent Dynamic Optimization: The Design and Implementation of Dynamo. Hewlett Packard Laboratories Technical Report HPL-1999-78 1999, June.
19. Bala V., Duesterwald E., Banerjia S. Dynamo: A Transparent Dynamic Optimization System. Proc. ACM SIGPLAN Conf. Programming Language Design and Implementation 2000, 1-12.
20. Ball T., Larus J.R. Optimally Profiling and Tracing Programs. ACM Transactions on Programming Languages and Systems 1994, 1319-1360.
21. Ball T., Larus J.R. Efficient Path Profiling. Proc. 29th Int. Symp. on Microarchitecture 1996, 46-57.
22. Ball T., Mataga P., Sagiv M. Edge Profiling Versus Path Profiling: The Showdown. Proc. 25th ACM SIGPLAN-SIGACT Symp. on Principles of Programming Languages 1998, 134-148.
23. Banerjia S., Havanki W.A., Conte T.M. Treegion Scheduling for Highly Parallel processors. European Conference on Parallel Processing 1997, 1074-1078.
24. Banning J., Anvin P.H., Gribstad B., Keppel D., Klaiber A., Serris P. Fine Grain Translation Discrimination. US Patent 6,363,336 2002, (March).
25. Baraz L., Devor T., Etzion O., Goldenberg S., Skaletsky A., Wang Y., Zemach Y. IA-32 Execution Layer: A Two-phase Dynamic Translator Designed to Support IA-32 Applications on Itanium-based Systems. Proc. 36th Annual IEEE/ACM Int. Symp. on Microarchitecture 2003, 191-204.
26. Barham P., Dragovic B., Fraser K., Hand S., Harris T., Ho A., Neugebauery R., Pratt I., Warfield A. Xen and the Art of Virtualization. Proc. 19th ACM Symp. on Operating System Principles 2003, 164-177.
27. Bell J.R. Threaded Code. Communications of the ACM 1973, 370-372. (June).
28. Berndl M., Hendren L. Dynamic Profiling and Trace Cache Generation. Proc. Int. Symp. on Code Generation and Optimization 2003, 276-285.
29. Bertsis V. Security and Protection of Data in the IBM System/38. Proc. 7th Int. Symp. on Computer Architecture 1980, 245-252.
30. Boehm H., Weiser M. Garbage Collection in an Uncooperative Environment. Software-Practice and Experience 1988, 807-820.
31. Borden T.L., Hennessy J.P., Rymarczyk J.W. Multiple Operating Systems on One Processor Complex. IBM Systems Journal 1989, 104-123. (January).
32. Boutcher D. The Linux Kernel on iSeries. Proc. 2001 Ottawa Linux Symposium 2001, http://lwn.net/2001/features/OLS/pdf/pdf/iseries.pdf.
33. Bovet D.P., Cesati M. Understanding the Linux Kernel 2001, O'Reilly, Cambridge, MA.
34. Bowles K.L. Beginner's Guide for the UCSD Pascal System 1980, McGraw-Hill, Sebastopol, CA.
35. Box D. Essential .NET, Volume 1: The Common Language Runtime 2002, Addison-Wesley, New York.
36. Bressoud T.C., Schneider F.B. Hypervisor-Based Fault Tolerance. ACM Transactions on Computer Systems 1996, 80-107.
37. Bruening D. Efficient, Transparent, and Comprehensive Runtime Code Manipulation. Ph.D. dissertation (September), MIT, Cambridge, MA 2004.
38. Bruening D., Duesterwald E., Amarasinghe S. Design and Implementation of a Dynamic Optimization Framework for Windows. Proc. 4th Workshop on Feedback-Directed and Dynamic Optimization 2001.
39. Bruening D., Garnett T., Amarasinghe S. An Infrastructure for Adaptive Dynamic Optimization. Proc. Int. Symp. on Code Generation and Optimization 2003, 265-275.
40. Brunner R.A. VAX Architecture Reference Manual 1991, Digital Press, Reading, MA. 2nd ed.
41. Bugnion E., Devine S., Govil K., Rosenblum M. Disco: Running Commodity Operating Systems on Scalable Multiprocessors. ACM Transactions on Computing Systems 1997, 412-447.
42. Carr S., Kennedy K. Scalar Replacement in the Presence of Conditional Control Flow. Software-Practice and Experience 1994, 51-77. (January).
43. Chang P.P., Mahlke S.A., Hwu W.W. Using Profile Information to Assist Classic Code Optimizations. Software-Practice & Experience 1991, 1301-1321. (December), table of contents.
44. Chang P.P., Mahlke S.A., Chen W.Y., Hwu W.-M.W. Profile-Guided Automatic Inline Expansion for C Programs. Software-Practice and Experience 1992, 349-369. (May).
45. Chambers C., Ungar D. Making Pure Object-Oriented Languages Practical. Proc. Conf. on Object-Oriented Programming Systems, Languages, and Applications 1991, 1-15.
46. Charlu D. HP Hyperplex Clustering Technology. 1st Int. Workshop on Cluster Computing 1999.
47. Chen P.M., Noble B.D. When Virtual Is Better Than Real. Proc. 8th IEEE Workshop on Hot Topics on Operating Systems 2001, 133-138.
48. Chen J.B., Leupen B.D.D. Improving Instruction Locality with Just-In-Time Code Layout. Proc. the USENIX Windows NT Workshop 1997.
49. Chen W.-K., Lerner S., Chaiken R., Gillies D.M. Mojo: A Dynamic Optimization System. Proc. 3rd ACM Workshop on Feedback-Directed and Dynamic Optimization 2000.
50. Chernoff A., Herdeg M., Hookway R., Reeve C., Rubin N., Tye T., Yadavalli S.B., Yates J. FX!32: A Profile-Directed Binary Translator. IEEE Micro 1998, 56-64. (March).
51. Chien A., Calder B., Elbert S., Bhatia K. Entropia: Architecture and Performance of an Enterprise Desktop Grid System. Journal of Parallel Distributed Computing 2003, 597-610. (May).
52. Chilimbi T.M., Davidson B., Larus J.R. Cache-Conscious Structure Definition. Proc. Conf. on Programming Language Design and Implementation 1999, 13-24.
53. Choi J.-D., Gupta M., Serrano M.J., Sreedhar V.C., Midkiff S.P. Escape Analysis for Java. Proc. Conf. on Object-Oriented Programming Systems, Languages, and Applications 1999, 1-19.
54. Choi Y., Knies A., Vedaraman G., Williamson J., Esmer I. Design and Experience: Using the Intel Itanium-2 Processor Performance Monitoring Unit to Implement Feedback Optimizations. 2nd Workshop on Explicitly Parallel Instruction Computing Architecture and Compilers 2002.
55. Chou Y., Shen J. Instruction Path Coprocessors. Proc. 27th Int. Symp. on Computer Architecture 2000, 270-281.
56. Cifuentes C., Emmerik M.V. UQBT: Adaptable Binary Translation at Low Cost. IEEE Computer 2000, 60-66. (March).
57. Cifuentes C., Lewis B., Ung D. Walkabout - A Retargetable Dynamic Binary Translation Framework. Proc. Workshop on Binary Translation 2002.
58. Cmelik B., Keppel D. Shade: A Fast Instruction-Set Simulator for Execution Profiling. ACM Sigmetrics 1994, 128-137. (May).
59. Cmelik R.F., Keppel D. Shade: A Fast Instruction-Set Simulator for Execution Profiling. Technical Report UWCSE 93-06-06, University of Washington, Seattle 1996, (June).
60. Cohen D. On Holy Wars and a Plea for Peace. IEEE Computer 1981, 48-54. (October).
61. Cohn R.S., Goodwin D.W., Lowney P.G., Rubin N. Spike: An Optimizer for Alpha/NT Executables. USENIX Windows NT Workshop 1997, 17-23.
62. Collins G.E. A Method for Overlapping and Erasure of Lists. Communications of the ACM 1960, 655-657. (December).
63. Comfort W.T. Multiword List Items. Communications of the ACM 1964, 357-362. (June).
64. Conte T.M., Sathaye S. Dynamic Rescheduling: A Technique for Object Code Compatibility. Proc. 28th Int. Symp. on Microarchitecture 1995, 208-217.
65. Conte T.M., Menezes K.N., Hirsch M.A. Accurate and Practical Profile-Driven Compilation Using the Profile Buffer. Proc. 29th Int. Symp. on Microarchitecture 1996, 36-45.
66. Conte T., Sathaye S., Banerjia S. A Persistent Rescheduled-Page Cache for Low Overhead Object Code Compatibility in VLIW Architectures. Proc. 29th Int. Symp. on Microarchitecture 1996, 4-13.
67. Cooper K., Torczon L. Engineering a Compiler 2003, Morgan-Kaufmann, Bedford, MA.
68. Creasy R.J. The Origin of the VM/370 Time-Sharing System. IBM Journal of Research and Development 1981, 483-490. (September).
69. Culler D.E., Singh J.P. Parallel Computer Architecture: A Hardware/Software Approach 1999, Morgan-Kaufmann, San Francisco.
70. Cytron R., Ferrante J., Rosen B.K., Wegman M.N., Zadeck F.K. Efficiently Computing Static Single Assignment Form and the Control Dependence Graph. ACM Transactions on Programming Languages and Systems 1991, 451-490. (October).
71. Czajkowski K., Foster I., Karonis N., Kesselman C., Martin S., Smith W., Teucke S. A Resource Management Architecture for Metacomputing Systems. Proc. 4th Workshop on Job Scheduling Strategies for Parallel Processing 1998.
72. Dean J., Hicks J., Waldspurger C., Weihl W., Chrysos G. ProfileMe: Hardware Support for Instruction-Level Profiling on Out-of-Order Processors. Proc. 30th Int. Symp. on Microarchitecture 1997, 292-302.
73. Deaver D., Gorton R., Rubin N. Wiggins/Redstone: An Online Program Specializer. Proc. 11th HotChips Symposium 1999.
74. Debaere E.H., Van Campenhout J.M. Interpretation and Instruction Path Coprocessing 1990, MIT Press, San Francisco.
75. Dehnert J.C., Grant B.K., Banning J.P., Johnson R., Kistler T., Klaiber A., Mattson J. The Transmeta Code Morphing Software: Using Speculation, Recovery, and Adaptive Retranslation to Address Real-Life Challenges. Proc. Int. Symp. on Code Generation and Optimization 2003, 15-24.
76. Desoli G., Mateev N., Duesterwald E., Faraboschi P., Fisher J.A. DELI: A New Run-Time Control Point. Proc. 35th Int. Symp. on Microarchitecture 2002, 257-268.
77. Deutsch P., Schiffman A.M. Efficient Implementation of the Smalltalk-80 System. Proc. 11th ACM Symp. on Principles of Programming Languages 1984, 297-302.
78. Dewar R.B.K. Indirect Threaded Code. Communications of the ACM 1975, 330-331. (June).
79. DHCP. Dynamic Host Configuration Protocol, http://www.dhcp.org.
80. Diffie W., Hellman M.E. New Directions in Cryptography. IEEE Trans. on Information Theory 1976, 644-654. (November).
81. Doran R.W. Amdahl Multiple Domain Architecture. IEEE Computer 1988, 20-28. (October).
82. Dorward D., Pike R., Presotto D.L., Ritchie D., Trickey H., Winterbottom P. Inferno. Proc. IEEE Compcon '97 1997.
83. Drayton P., Albahari B., Neward T. C# in a Nutshell 2002, O'Reilly, Cambridge, MA. 1st ed.
84. Duesterwald E., Bala V. Software Profiling for Hot Path Prediction: Less Is More. Proc. 9th Int. Conf. on Architectural Support for Programming Languages and Operating Systems 2000, 202-211.
85. Dunlap G.W., King S.T., Cinar S., Basrai M.A., Chen P.M. ReVirt: Enabling Intrusion Analysis Through Virtual-Machine Logging and Replay. Proc. 5th Symp. on Operating Systems Design and Implementation 2002, 211-224.
86. Ebcioglu K., Altman E.R., Gschwind M., Sathaye S. Dynamic Binary Translation and Optimization. IEEE Transactions on Computers 2001, 529-548. (June).
87. Engebretson D., Corrigan M., Bergner P. PowerPC 64-bit Kernel Internals. Proc. 2001 Ottawa Linux Symposium 2001, http://lwn.net/2001/features/OLS/pdf/pdf/ppc64.pdf.
88. Ertl M.A., Gregg D. The Behavior of Efficient Virtual Machine Interpreters on Modern Architectures. Europar 2001 2001, 403-412.
89. Ertl M.A., Gregg D. Optimizing Indirect Branch Prediction Accuracy in Virtual Machine Interpreters. Proc. Conf. on Programming Language Design and Implementation 2003, 278-288.
90. Fahs B., Bose S., Crum M., Slechta B., Spadini F., Tung T., Patel S.J., Lumetta S.S. Performance Characterization of a Hardware Mechanism for Dynamic Optimization. Proc. 34th Int. Symp. on Microarchitecture 2001, 16-27.
91. Figueiredo R., Dinda P., Fortes J. A Case for Grid Computing on Virtual Machines. Proc. 23rd Int. Conf. on Distributed Computing Systems 2003.
92. Fink S.J., Qian F. Design, Implementation and Evaluation of Adaptive Recompilation with On-Stack Replacement. Proc. Int. Symp. on Code Generation and Optimization 2003, 241-252.
93. Fisher J.A. Trace Scheduling: A Technique for Global Microcode Compaction. IEEE Transactions on Computers 1981, 478-490. (July).
94. Flanagan D. Java in a Nutshell 1999, O'Reilly, Sebastopol, CA. 3rd ed.
95. FLEX. FLEX-ES: The New Mainframe, Fundamental Software Inc., http://www.funsoft.com.
96. Foster I., Karonis N.T. A Grid-Enabled MPI: Message Passing in Heterogeneous Distributed Computing Systems. Proc. Intl. Conf. ACM/IEEE on Supercomputing 1998.
97. The Grid: Blueprint for a Future Computing Infrastructure 1998, Morgan Kaufmann, Sebastopol, CA. I. Foster, C. Kesselman (Eds.).
98. The Grid 2: Blueprint for a Future Computing Infrastructure 2004, Morgan Kaufmann, San Francisco. I. Foster, C. Kesselman (Eds.).
99. Foster I., Kesselman C., Tuecke S. The Anatomy of a Grid: Enabling Virtual Scalable Organizations. Int. Journal of High Performance Computing Applications 2001, 200-222.
100. Fujitsu The Next-Generation Engine for Consolidation 2003, http://www.computers.us.fujitsu.com/www/content/aboutus/analysts/data/FujitsuGroup_ConsolidationEngine.pdf.
101. Gallagher D., Chen W.Y., Mahlke S.A., Gyllenhaal J.C., Hwu W.W. Dynamic Memory Disambiguation Using the Memory Conflict Buffer. Proc. 6th Int. Conf. on Architectural Support for Programming Languages and Operating Systems 1994, 183-193.
102. Garfinkel T., Rosenblum M. A Virtual Machine Introspection Based Architecture for Intrusion Detection. Proc. Symp. of the Internet Society's 2003 on Network and Distributed System Security 2003.
103. Garfinkel T., Pfaff B., Chow J., Rosenblum M., Boneh D. Terra: A Virtual Machine-Based Platform for Trusted Computing. Proc. 19th Symp. on Operating System Principles 2003.
104. Gharachorloo K., Lenoski D., Laudon J., Gibbons P., Gupta A., Hennessy J. Memory Consistency and Event Ordering in Scalable Shared-Memory Multiprocessors. Proc. 17th Int. Symp. on Computer Architecture 1990, 15-26.
105. Gill S. The Diagnosis of Mistakes in Programmes on the EDSAC. Proc. of the Royal Society Series A, Mathematical and Physical Sciences 1951, 538-554.
106. Globus. The Globus Alliance, http://www.globus.org.
107. Goldberg R.P. Architectural Principles for Virtual Computer Systems. Ph.D. dissertation, Harvard University, Cambridge, MA 1972.
108. Goldberg R.P. Survey of Virtual Machine Research. IEEE Computer 1974, 34-45. (June).
109. Gong L., Ellison G., Dageforde M. Inside Java 2 Platform Security: Architecture, API Design, and Implementation 2003, Addison-Wesley, San Francisco. 2nd ed.
110. Gosling J., Joy B., Steele G. The Java Language Specification 1996, Addison Wesley, Reading, MA.
111. Govil K., Teodosiu D., Huang Y., Rosenblum M. Cellular Disco: Resource Management Using Virtual Clusters on Shared-Memory Multiprocessors. Proc. 17th ACM Symp. on Operating System Principles 1999, 154-169.
112. Grant B., Philipose M., Mock M., Eggers S.J., Chambers C. An Evaluation of Run-Time Optimizations. Proc. Conf. on Programming Language Design and Implementation 1999, 293-304.
113. Gschwind M. Method and Apparatus for Determining Branch Addresses in Programs Generated by Binary Translation. IBM Research Disclosures YOR819980334 1998, (July).
114. Gschwind M. Method and Apparatus for Rapid Return Address Computation in Binary Translation. IBM Research Disclosures YOR819980410 1998, (September).
115. Gschwind M., Altman E.R. Optimization and Precise Exceptions in Dynamic Compilation. Proc. Workshop on Binary Translation 2000.
116. Gschwind M., Ebcioglu K., Altman E.R., Sathaye S. Binary Translation and Architecture Convergence Issues for IBM System/390. Proc. Int. Conf. on Supercomputing 2000, 336-347.
117. Gum P.H. System/370 Extended Architecture: Facilities for Virtual Machines. IBM Journal of Research and Development 1983, 530-544. (November).
118. Gupta M., Choi J.-D., Hind M. Optimizing Java Programs in the Presence of Exceptions. 14th European Conference on Object-Oriented Programming 2000, 422-446.
119. Halfhill T.R. Transmeta Breaks ×86 Low-Power Barrier. Microprocessor Report 2000, 9-18. (February 14).
120. Hall J.S., Robinson P.T. Virtualizing the VAX Architecture. Proc. USENIX 1990 Summer Conference 1990, 380-389.
121. Hansen G.J. Adaptive Systems for the Dynamic Run-Time Optimization of Programs. Ph.D. dissertation, Carnegie-Mellon University, Pittsburgh, PA 1974.
122. Hazelwood K., Smith J.E. Exploring Code Cache Eviction Granularities in Dynamic Optimization Systems. Proc. Second Annual IEEE/ACM Int. Symp. on Code Generation and Optimization 2004, 89-99.
123. Heil T., Smith J.E. Relational Profiling: Enabling Thread-Level Parallelism in Virtual Machines. Proc. 33rd Int. Symp. on Microarchitecture 2000, 281-290.
124. Hennessy J., Patterson D. Computer Architecture: A Quantitative Approach 2002, Morgan Kaufmann, Reading, MA. 3rd ed.
125. Hennessy J., Heinrich M., Gupta A. Cache-Coherent Distributed Shared Memory: Perspectives on its Development and Future Challenges. Proceedings of the IEEE 1999, 418-429.
126. Hewlett-Packard HP Partitioning Continuum. Technical Positioning White Paper 2000, (June), http://h30081.www3.hp.com/products/wlm/docs/HPPartitioningContinuum.pdf.
127. Hinton G., Sager D., Upton M., Boggs D., Carmean D., Kyker A., Roussel P. The Microarchitecture of the Pentium 4 Processor. Intel Technology Journal (Q1) 2001.
128. Hohensee P., Myszewski M., Reese D. Wabi CPU Emulation. Proc. 8th HotChips Symposium 1996, 47-65.
129. Hölzle U., Ungar D. Reconciling Responsiveness with Performance in Pure Object-Oriented Languages. ACM Transactions on Programming Languages and Systems 1996, 355-400. (July).
130. Hölzle U., Chambers C., Ungar D. Optimizing Dynamically Typed Object-Oriented Languages with Polymorphic Inline Caches. 5th European Conference on Object-Oriented Programming 1991, 21-38.
131. Hölzle U., Chambers C., Ungar D. Debugging Optimized Code with Dynamic Deoptimization. Proc. Conf. on Programming Language Design and Implementation 1992, 32-43.
132. Hookway R.J., Herdeg M.A. Digital FX!32: Combining Emulation and Binary Translation. digital Technical Journal 1997, 3-17. (January).
133. Horspool R.N., Marovac N. An Approach to the Problem of Detranslation of Computer Programs. Computer Journal 1980, 223-229. (August).
134. Höxer H.-J., Buchacker K., Sieh V. UMLinux-A Tool for Testing a Linux System's Fault Tolerance. Proc. LinuxTag 2002.
135. Hsu P.-T., Davidson E. Highly Concurrent Scalar Processing. Proc. 13th Int. Symp. on Computer Architecture 1986, 386-395.
136. Hunt G., Brubacher D. Detours: Binary Interception of Win32 Functions. Proc. 3rd USENIX Windows NT Symposium 1999, 135-143.
137. Hwu W.W., Mahlke S.A., Chen W.Y., Chang P.P., Warter N.J., Bringmann R.A., Ouellette R.G., Hank R.E., Kiyohara T., Haab G.E., Holm J.G., Lavery D.M. The Superblock: An Effective Technique for VLIW and Superscalar Compilation. Journal of Supercomputing 1993, 229-248. (May).
138. IBM The PowerPC Architecture 1994, Morgan Kaufmann, San Francisco.
139. IBM Autonomic Computing: IBM's Perspective on the State of Information Technology 2001, Armonk, NY (October).
140. Intel Intel(R) Architecture Software Developer's Manual, Volume 2: Instruction Set Reference Manual 1999, http://www.intel.com/design/intarch/manuals/243191.htm.
141. Intel Intel Vanderpool Technology for IA-32 Processors (VT-x) Preliminary Specification 2005, Order Number C97063-001, Santa Clara, CA (January).
142. Jacob B., Mudge T. Virtual Memory: Issues of Implementation. IEEE Computer 1998, 33-43. (June).
143. Jann J., Browning L.M., Burugula R.S. Dynamic Reconfiguration: Basic Building Blocks for Autonomic Computing on IBM pSeries Servers. IBM Systems Journal 2003, 29-37. (January).
144. Jones R. Garbage Collection: Algorithms for Automatic Dynamic Memory Management 1996, Wiley, San Francisco.
145. Kaeli D., Emma P.G. Branch History Table Prediction of Moving Target Branches Due to Subroutine Returns. Proc. 18th Int. Symp. on Computer Architecture 1991, 34-42.
146. Kane G. PA-RISC Architecture 1996, Prentice Hall, New York.
147. Keefe D.D. Hierarchical Control Program for System Evaluation. IBM Systems Journal 1968, 123-133.
148. Kelly E.J., Cmelik R.F., Wing M.J. Memory Controller for a Microprocessor for Detecting a Failure of Speculation on the Physical Nature of a Component Being Addressed 1998, US patent 5,832,205 (November).
149. Keltcher C.N., McGrath K.J., Ahmed A., Conway P. The AMD Opteron Processor for Multiprocessor Servers. IEEE Micro 2003, 66-76. (March/April).
150. Kim H.-S., Smith J.E. Dynamic Binary Translation for Accumulator-Oriented Architectures. Proc. Int. Symp. on Code Generation and Optimization 2003, 25-35.
151. Kiriansky V., Bruening D., Amarasinghe S. Secure Execution via Program Shepherding. Proc. 11th USENIX Security Symposium 2002.
152. Kistler T., Franz M. Automated Data-Member Layout of Heap Objects to Improve Memory-Hierarchy Performance. ACM Transactions on Programming Languages and Systems 2000, 490-505. (May).
153. Kistler T., Franz M. Continuous Program Optimization: Design and Evaluation. IEEE Transactions on Computers 2001, 549-566. (June).
154. Klaiber A. The Technology Behind Crusoe Processors. Transmeta Technical Brief 2000.
155. Klint P. Interpretation Techniques. Software Practice and Experience 1981, 963-973. (September).
156. Kogge P.M. An Architectural Trail to Threaded-Code Systems. IEEE Computer 1982, 22-34. (March).
157. Kozuch M., Satyanarayanan M. Internet Suspend/Resume. Proc. 4th IEEE Workshop on Mobile Systems and Applications 2002.
158. Lam M. Software Pipelining: An Effective Scheduling Technique for VLIW Machines. Proc. ACM Conf. on Programming Languages Design and Implementation 1988, 318-328.
159. Lamport L. How to Make a Multiprocessor Computer That Correctly Executes Multiprocess Programs. IEEE Transactions on Computers 1979, 690-691. (September).
160. Larus J. SPIM S20: A MIPS R2000 Simulator. University of Wisconsin - Madison Technical Report 1991, http://www.cs.wisc.edu/~larus/spim.html.
161. Larus J.R., Schnarr E. EEL: Machine-Independent Executable Editing. Proc. ACM SIGPLAN Conf. on Programming Language Design and Implementation 1995, 291-300.
162. http://www.bochs.sourceforge.net.
163. Le B.C. An Out-of-Order Execution Technique for Runtime Binary Translators. Proc. 8th Int. Conf. on Architectural Support for Programming Languages and Operating Systems 1998, 151-158.
164. Lidin S. Inside Microsoft .NET IL Assembler 2002, Microsoft Press, New York.
165. Lindholm T., Yellin F. The Java Virtual Machine Specification 1999, Addison-Wesley, Redmond, WA. 2nd ed.
166. Lowney P.G., Freudenberger S.M., Karzes T.J., Lichtenstein W.D., Nix R.P., O'Donnell J.S., Ruttenberg J. The Multiflow Trace Scheduling Compiler. Journal of Supercomputing 1993, 51-142. (May).
167. Lu J., Chen H., Fu R., Hsu W.-C., Othmer B., Yew P.-C., Chen D.-Y. The Performance of Runtime Data Cache Prefetching in a Dynamic Optimization System. Proc. 36th IEEE/ACM Int. Symp. on Microarchitecture 2003, 180-190.
168. Lu J., Chen H., Yew P.-C., Hsu W.-C. Design and Implementation of a Lightweight Dynamic Optimization System. Journal of Instruction-Level Parallelism 2004, Vol. 6:1-24.
169. Lucco S., Sharp O., Wahbe R. Omniware: A Universal Substrate for Web Programming. World Wide Web Journal 1995, 359-368. (winter).
170. MacKinnon R.A. The Changing Virtual Machine Environment: Interfaces to Real Hardware, Virtual Hardware, and Other Virtual Machines. IBM Systems Journal 1979, 18-46.
171. Madnick S.E., Donovan J.J. Operating Systems 1974, McGraw-Hill, Reading, MA.
172. Magnusson P., Samuelsson D. A Compact Intermediate Format for SIMICS. Tech. Report R94:17, Swedish Institute of Computer Science 1994, (September).
173. Mahlke S.A., Lin D.C., Chen W.Y., Hank R.E., Bringmann R.A. Effective Compiler Support for Predicated Execution Using the Hyperblock. Proc. 25th Int. Symp. on Microarchitecture 1992, 45-54.
174. May C. Mimic: A Fast System/370 Simulator. Conf. on Programming Language Design and Implementation 1987, 1-13. archive.
175. McGhan H., O'Connor M. PicoJava: A Direct Execution Engine for Java Bytecode. IEEE Computer 1998, 22-30. (October).
176. McGraw B., Felten E.W. Securing Java: Getting Down to Business with Mobile Code 1999, Wiley, New York. 2nd ed.
177. Meloan S. The Java HotSpot Performance Engine: An In-Depth Look 1999, (June), http://java.sun.com/developer/technicalArticles/Networking/HotSpot.
178. Merten M.C., Trick A.R., Nystrom E.M., Barnes R.D., Hwu W.W. A Hardware Mechanism for Dynamic Extraction and Relayout of Program Hotspots. Proc. 27th Int. Symp. on Computer Architecture 2000, 59-70.
179. Merten M.C., Trick A.R., Barnes R.D., Nystrom E.M., George C.N., Gyllenhaal J.C., Hwu W.W. An Architectural Framework for Run-Time Optimization. IEEE Transactions on Computers (June) 2001, 567-589.
180. Meyer R.A., Seawright L.H. A Virtual Machine Time-Sharing System. IBM Systems Journal 1970, 199-218.
181. Myers G.J. Advances in Computer Architecture 1982, Wiley, New York. 2nd ed.
182. Nair R., Hopkins M.E. Exploiting Instruction Level Parallelism in Processors by Caching Scheduled Groups. Proc. 24th Int. Symp. on Computer Architecture 1997, 13-25.
183. Nethercote N., Seward J. Valgrind: A Program Supervision Framework. Proc. 3rd Workshop on Runtime Verification 2003.
184. Nick J.M., Moore B.B., Chung J.-Y., Bowen N.S. S/390 Cluster Technology: Parallel Sysplex. IBM Systems Journal 1997, 172-201.
185. NIST. 2002. FIPS 180-2, Secure Hash Standard (SHS) (August).
186. Nori K.V., Ammann U., Jensen K., Nageli H.H., Jacobi C. The Pascal P-Compiler: Implementation Notes. Institut fur Informatik ETH, Zurich, Tech. Rep. 10 1975, (rev. ed.).
187. Nystrom E., Barnes R.D., Merten M.C., Hwu W.W. Code Reordering and Speculation Support for Dynamic Optimization Systems. Proc. Int. Conf. on Parallel Architectures and Compilation Techniques 2001, 163-174.
188. http://www.forge.gridforum.org/projects/ogsawg.
189. OpenSSH. OpenSSH. http://www.openssh.com.
190. Osisek D.L., Jackson K.M., Gum P.H. ESA/390 Interpretive Execution Architecture, Foundation for VM/ESA. IBM Systems Journal 1991, 34-51.
191. Pacheco P. Parallel Programming with MPI 1996, Morgan-Kaufmann, New York.
192. Paleczny M., Vick C., Click C. The Java Hotspot Server Compiler. USENIX Java Virtual Machine Research and Technology Symp. 2001, 1-12. April.
193. Parmalee R.P., Peterson T.I., Tillman C.C., Hatfield D.J. Virtual Storage and Virtual Machine Concepts. IBM Systems Journal 1972, 99-219.
194. Patel S.J., Lumetta S.S. rePLay: A Hardware Framework for Dynamic Optimization. IEEE Transactions on Computers (June) 2001, 590-608.
195. Perkins C.E. Mobile Networking Through Mobile IP. IEEE Internet Computing (January) 1998, 58-69.
196. Pettis K., Hansen R.C. Profile Guided Code Positioning. Proc. ACM SIGPLAN Conf. on Programming Language Design and Implementation 1990, 16-27.
197. Popek G.J., Goldberg R.P. Formal Requirements for Virtualizable Third-Generation Architectures. Communications of the ACM (July) 1974, 412-421.
198. Richardson T., Stafford-Fraser Q., Wood K.R., Hopper A. Virtual Network Computing. IEEE Internet Computing (January) 1998, 33-38.
199. Ridge D., Becker D., Merkey P., Sterling T. Beowulf: Harnessing the Power of Parallelism in a Pile-of-PCs. Proc. IEEE Aerospace Conference 1997, 79-91.
200. Robin J.S., Irvine C.E. Analysis of the Intel Pentium's Ability to Support a Secure Virtual Machine Monitor. Proc. 9th USENIX Security Symposium 2000.
201. Romer T.H., Lee D., Voelker G.M., Wolman A., Wong W.A., Baer J.-L., Bershad B.N., Levy H.M. The Structure and Performance of Interpreters. Proceedings 7th Int. Conf. on Architectural Support for Programming Languages and Operating Systems 1996, 150-159.
202. Ronsse M., De Bosschere K. JiTI: A Robust Just-in-Time Instrumentation Technique. Proc. Workshop on Binary Translation 2000.
203. Rosenblum M. VMware's Virtual Platform Technology. Multi-University/Research Laboratory Seminar Series 2000, http://murl.microsoft.com/LectureDetails.asp?530 (December).
204. Rotenberg E., Bennett S., Smith J.E. Trace Cache: A Low-Latency Approach to High-Bandwidth Instruction Fetching. Proc. 29th Int. Symp. on Microarchitecture 1996, 24-35.
205. Sapuntzakis C.P., Chandra R., Pfaff B., Chow J., Lam M.S., Rosenblum M. Optimizing the Migration of Virtual Computers. Proc. 5th Symp. on Operating Systems Design and Implementation 2002.
206. Sathaye S., Ledak P., LeBlanc J., Kosonocky S., Gschwind M., Fritts J., Filan Z., Bright A., Appenzeller D., Altman E., Agricola C. BOA: Targeting Multi-Gigahertz with Binary Translation. Proc. Workshop on Binary Translation 1999.
207. Scheifler R.W. An Analysis of Inline Substitution for a Structured Programming Language. Communications of the ACM (September) 1977, 647-654.
208. Scott K., Kumar N., Velusamy S., Childers B.R., Davidson J.W., Soffa M.L. Retargetable and Reconfigurable Software Dynamic Translation. Proc. Int. Symp. on Code Generation and Optimization 2003, 36-47.
209. Shannon B., Hapner M., Matena V., Pelegri-Llopart E., Davidson J., Cable L. Java 2 Platform, Enterprise Edition: Platform and Component Specifications 2000, Addison-Wesley, San Francisco.
210. Sites R.L., Chernoff A., Kerk M.B., Marks M.P., Robinson S.G. Binary Translation. Communications of the ACM (February) 1993, 69-81.
211. Smith M.D., Lam M.S., Horowitz M.A. Boosting Beyond Static Scheduling in a Superscalar Processor. Proc. 17th Int. Symp. on Computer Architecture 1990, 344-354.
212. Soltis F.G. Inside the AS/400 1996, Duke Press, Reading, MA.
213. SPEC. Standard Performance Evaluation Corporation, www.spec.org.
214. Stichnoth J., Lueh G.-Y., Cuerniak M. Support for Garbage Collection at Every Instruction in a Java Compiler. Proc. Conf. on Programming Language Design and Implementation 1999, 118-127.
215. Suganuma T., Yasue T., Nakatani T. An Empirical Study of Method In-Lining for a Java Just-in-Time Compiler. Usenix Java Virtual Machine Research and Technology Symp. (August) 2002, 91-104.
216. Suganuma T., Ogasawara T., Takeuchi M., Yasue T., Kawahito M., Ishizaki K., Komatsu H., Nakatani T. Overview of the IBM Java Just-in-Time Compiler. IBM Systems Journal (February) 2000, 175-193.
217. Suganuma T., Yasue T., Kawahito M., Komatsu H., Nakatani T. A Dynamic Optimization Framework for a Java Just-in-Time Compiler. Proc. Conf. on Object Oriented Programming, Systems, Languages and Applications 2001, 180-195.
218. Sugerman J., Venkitachalam G., Lim B.-H. Virtualizing I/O Devices on VMware Workstation's Hosted Virtual Machine Monitor. Proc. USENIX Annual Technical Conference 2001, 1-14.
219. Sun Microsystems Sun Enterprise 10000 Server: Dynamic Systems Domains. Technical White Paper 1999, http://www.sun.com/datacenter/docs/domainswp.pdf.
220. Sunderaraj A.I., Dinda P.A. Towards Virtual Networks for Virtual Machine Grid Computing. Proc. 3rd USENIX Virtual Machine Technology Symposium 2004.
221. Tabatabai A., Cierniak M., Lueh G.-Y., Parikh V.M., Stichnoth J.M. Fast Effective Code Generation in a Just-In-Time Java Compiler. Proc. Conf. on Programming Language Design and Implementation 1998, 280-290.
222. Tamches A., Miller B.P. Fine-Grained Dynamic Instrumentation of Commodity Operating System Kernels. Proc. 3rd Symp. on Operating Systems Design and Implementation 1999, 117-130.
223. Traut E. Building the Virtual PC. Byte (November) 1997, 51-52.
224. Varian M. VM and the VM Community: Past, Present, and Future. SHARE 89 (August) 1997.
225. Venners B. Inside the Java Virtual Machine 1998, McGraw-Hill, Loveland, CO.
226. http://www.vmware.com/pdf/VC_Users_Manual_11.pdf.
227. VMware VMware GSX Server User Manual, version 1.0 2001, VMware Inc., New York.
228. VMware VMware Virtual Platform Technical White Paper 2000, http://ftp.hit.edu.cn/linux/Datas/Docs/webmirror/www.vmware.com/ virtualplatform.html.
229. Wahbe R., Lucco S., Anderson T.E., Graham S.L. Efficient Software-Based Fault Isolation. ACM SIGOPS Operating Systems Review (December) 1993, 203-216.
230. Wallach D., Felten E. Understanding Java Stack Inspection. Proc. IEEE Symp. on Security and Privacy 1998, 52-63.
231. Whaley J. Partial Method Compilation Using Dynamic Profile Information. Proc. Conf. on Object-Oriented Programming Systems, Languages, and Applications 2001, 166-179.
232. Whitaker A., Shaw M., Gribble S.D. Denali: Lightweight Virtual Machines for Distributed and Networked Applications. Technical Report 02-02-01, University of Washington, Seattle 2002.
233. Wilson P.R. Uniprocessor Garbage Collection Techniques. Proc. Int. Workshop on Memory Management 1992, 1-42.
234. Wilson P.R., Johnstone M.S., Neely M., Boles D. Dynamic Storage Allocation: A Survey and Critical Review. Proc. Int. Workshop on Memory Management 1995.
235. Zheng C., Thompson C. PA-RISC to IA-64: Transparent Execution, No Recompilation. IEEE Computer (March) 2000, 47-53.