![]() |
Volumn 50, Issue 6, 2001, Pages 567-589
|
An architectural framework for runtime optimization
a
IEEE
(United States)
|
Author keywords
Code layout; Dynamic optimization; Hardware profiling; Low overhead profiling; Partial function inlining; Postlink optimization; Program hot spot; Runtime optimization; Trace formation and optimization
|
Indexed keywords
RUNTIME OPTIMIZATION;
CODES (SYMBOLS);
COMPUTER ARCHITECTURE;
COMPUTER HARDWARE;
MICROPROCESSOR CHIPS;
OPTIMIZATION;
PIPELINE PROCESSING SYSTEMS;
PARALLEL PROCESSING SYSTEMS;
|
EID: 0035365019
PISSN: 00189340
EISSN: None
Source Type: Journal
DOI: 10.1109/12.931894 Document Type: Article |
Times cited : (44)
|
References (34)
|