An Out-of-Order Execution Technique for Runtime Binary Translators

SIGPLAN Notices (ACM Special Interest Group on Programming Languages)

Volumn 33, Issue 11, 1998, Pages 151-158

  Le, Bich C ^a  

^a HEWLETT PACKARD COMPANY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

EID: 0346969868     PISSN: 03621340     EISSN: None     Source Type: Journal    
DOI: 10.1145/291006.291039     Document Type: Article

References (23)

1. R. Sites et al., "Binary Translation", Digital Technical Journal, Vol. 4, No. 4, 1992.
2. D. Papworth, "Tuning the Pentium Pro Microarchitecture", IEEE Micro, April 1996, pp 8-15.
3. R. Cmelik, D. Keppel, "Shade: A Fast Instruction-Set Simulator for Execution Profiling", Sun Microsystems technical report UWCSE 93-06-06.
4. T.Thompson, "Building the Virtual CPU", Byte Magazine, August 1995.
5. Urs Holzle et al., "Java on Steroids: Sun's High-Performance Java Implementation", slide set from the proceedings of Hot Chips IX, Stanford University, Aug. 25-26, 1997.
6. A.R. Adl-Tabatabai et al., "Fast, Effective Code Generation in a Just-in-Time Java Compiler", proc. of SIGPLAN 98' Conf. on Pr. Language Design and Impl., Jun. 17-19, 1998, ACM.
7. K.J. McNeley and V. Milutinovic, "Emulating a Complex Instruction Set Computer with a Reduced Instruction Computer", IEEE Micro, Feb. 1987.
8. A. Bergh et al., "HP 3000 Emulation on HP Precision Architecture Computers", Hewlett-Packard Journal, Dec. 1987.
9. K. Andrews and D. Sand, "Migrating a CISC Computer Family onto RISC via Object Code Translation", Proc. 5th Annual Intl. Conf. on Arch. Support for Prog. Lang. and Op. Systems, 1992, 213-222.
10. T. Conte and S. Sathayc, "Dynamic Rescheduling: A Technique for Object Code Migration in VLIW Architectures", Proceedings of the 28th International Symposium on Microarchitecture, 1995, 208-218.
11. P. Chang et al., "IMPACT: An Architectural Framework for Multiple-Instruction-Issue Processors", Proc. of the 18th International Symposium on Computer Architecture, 188-198.
12. W. Hwu et al., "The Superblock: An Effective Technique for VLIW and Superscalar Compilation", The Journal of Supercomputing, 7, 229-248 (1993).
13. W. Y. Chen, "Data Preload for Superscalar and VLIW Processors", Ph.D. Thesis, U. of Illinois, Urbana-Champaign, IL, 1993.
14. R. Sites, "The Alpha AXP Architecture", Digital Technical Journal, Vol. 4, No. 4, 1992.
15. R. Colwell et al., "A VLIW architecture for a trace scheduling compiler", IEEE Transactions on Computers C-37, 8, Aug. 1988, 967-979.
16. J. Turley, "Alpha Runs x86 Code with FX!32", Microprocessor Report, 3/5/96.
17. S. Mahlke et al., "Sentinel Scheduling for VLIW and Superscalar Processors", Proc. 5th Annual Intl. Conf. on Arch. Support for Prog. Lang. and Op. Systems, Oct. 1992, 238-247.
18. K. Ebcioglu, E. R. Altman, "DAISY: Dynamic Compilation for 100% Architectural Compatibility", IBM research report RC 20538 (8/5/96).
19. B. Rau, "PlayDoh External Architecture Specification", technical report 93-80, Hewlett Packard Laboratories.
20. R. Sites, "The Alpha AXP Architecture", Digital Technical Journal, Vol. 4, No. 4, 1992.
21. L. Gwennap, "PA-8000 Combines Complexity and Speed", Microprocessor Report, November 14, 1996.
22. T. Conte et al., "A Persistent Rescheduled-Page Cache for Low Overhoad Object Code Compatibility in VLIW Architectures", proc. of the 29th International Symposium of Microarchitecture, 1996, pp. 4-13.
23. G. Kane, "PA-RISC 2.0 architecture", Prentice-Hall, 1996.