Design and implementation of a lightweight dynamic optimization system

Journal of Instruction-Level Parallelism

Volumn 6, Issue , 2004, Pages

  Lu, Jiwei ^a   Chen, Howard ^a   Yew, Pen Chung ^a   Hsu, Wei Chung ^a  

^a UNIVERSITY OF MINNESOTA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

DYNAMIC OPTIMIZATION; LIGHTWEIGHT SYSTEMS; MICROARCHITECTURE; RUN-TIME SYSTEMS;

BENCHMARKING; CACHE MEMORY; CODES (SYMBOLS); COMPUTER HARDWARE; COMPUTER PROGRAM LISTINGS; OPTIMIZATION; SAMPLING;

COMPUTER ARCHITECTURE;

EID: 2942729643     PISSN: None     EISSN: None     Source Type: Journal    
DOI: None     Document Type: Conference Paper

References (36)

1. V. Bala, E. Duesterwald, and S. Banerjia, "Dynamo: A Transparent Dynamic Optimization System," in PLDI'00, pp. 1-12, ACM Press, 2000.
2. T. Kistler and M. Franz, "Continuous Program Optimization: Design and Evaluation," IEEE Trans. Comput., vol. 50, no. 6, pp. 549-566, 2001.
3. T. Kistler and M. Franz, "Continuous Program Optimization: A Case Study," ACM Trans. Program. Lang. Syst., vol. 25, no. 4, pp. 500-548, 2003.
4. M. C. Merten, A. R. Trick, E. M. Nystrom, R. D. Barnes, and W.-M. W. Hwu, "A Hardware Mechanism for Dynamic Extraction and Relayout of Program Hot Spots," in Proceedings of the 27th Annual International Symposium on Computer Architecture, pp. 59-70, ACM Press, 2000.
5. J. Lu, H. Chen, R. Fu, W.-C. Hsu, B. Othmer, P.-C. Yew, and D.-Y. Chen, "The Performance of Runtime Data Cache Prefetching in a Dynamic Optimization System," in Proceedings of the 36th Annual IEEE/ACM International Symposium on Microarchitecture, p. 180, IEEE Computer Society, 2003.
6. D. Bruening, T. Garnett, and S. Amarasinghe, "An Infrastructure for Adaptive Dynamic Optimization," in Proceedings of the International Symposium on Code Generation and Optimization, pp. 265-275, IEEE Computer Society, 2003.
7. http://www.hpl.hp.com/research/linux/perfmon.
8. A. Chernoff, M. Herdeg, R. Hookway, C. Reeve, N. Rubin, T. Tye, S. B. Yadavalli, and J. Yates, "FX!32: A Profile-Directed Binary Translator," IEEE Micro, vol. 18, no. 2, pp. 56-64, 1998.
9. R. S. Cohn, D. W. Goodwin, and P. G. Lowney, "Optimizing Alpha Executables on Windows NT with Spike," Digital Tech. J., vol. 9, no. 4, pp. 3-20, 1998.
10. Kemal Ebcioǧlu and Erik R. Altaian, "DAISY: Dynamic Compilation for 100% Architectural Compatibility," in Proceedings of the 24th Annual International Symposium on Computer Architecture, pp. 26-37, ACM Press, 1997.
11. A. Srivastava, A. Edwards, and H. Vo, "Vulcan: Binary Transformation in a Distributed Environment," Tech. Rep. MSR-TR-2001-50, April 2001.
12. L. Baraz, T. Devor, O. Etzion, S. Goldenberg, A. Skaletsky, Y. Wang, and Y. Zemach, "IA-32 Execution Layer: A Two-phase Dynamic Translator Designed to Support IA-32 Applications on Itanium ™based Systems," in Proceedings of the 36th Annual IEEE/ACM International Symposium on Microarchitecture, p. 191, IEEE Computer Society, 2003.
13. Intel Corp., Intel® Itanium® 2 Processor Reference Manual for Software Development and Optimization, Jun 2002.
14. W.-M. W. Hwu, S. A. Mahlke, W. Y. Chen, P. P. Chang, N. J. Warter, R. A. Bringmann, R. G. Ouellette, R. E. Hank, T. Kiyohara, G. E. Haab, J. G. Holm, and D. M. Lavery, "The Superblock: An Effective Technique for VLIW and Superscalar Compilation," J. Supercomput., vol. 7, no. 1-2, pp. 229-248, 1993.
15. S. J. Patel and S. S. Lumetta, "rePLay: A Hardware Framework for Dynamic Optimization," IEEE Trans. Comput., vol. 50, no. 6, pp. 590-608, 2001.
16. T. Ball and J. R. Larus, "Efficient Path Profiling," in Micro-29, pp. 46-57, IEEE Computer Society Press, 1996.
17. J. C. Dehnert, B. K. Grant, J. P. Banning, R. Johnson, T. Kistler, A. Klaiber, and J. Mattson, "The Transmeta Code Morphing ™Software: Using Speculation, Recovery, and Adaptive Retranslation to Address Real-life Challenges," in Proceedings of the International Symposium on Code Generation and Optimization, pp. 15-24, IEEE Computer Society, 2003.
18. T. Sherwood, S. Sair, and B. Calder, "Phase Tracking and Prediction," in Proceedings of the 30th Annual International Symposium on Computer Architecture, pp. 336-349, ACM Press, 2003.
19. A. S. Dhodapkar and J. E. Smith, "Managing Multi-Configuration Hardware via Dynamic Working Set Analysis," in ISCA-29, pp. 233-244, IEEE Computer Society, 2002.
20. R. Balasubramonian, D. Albonesi, A. Buyuktosunoglu, and S. Dwarkadas, "Memory Hierarchy Reconfiguration for Energy and Performance in General-Purpose Processor Architectures," in Proceedings of the 33rd Annual ACM/IEEE International Symposium on Microarchitecture, pp. 245-257, ACM Press, 2000.
21. A. S. Dhodapkar and J. E. Smith, "Comparing program phase detection techniques," in Proceedings of the 36th Annual IEEE/ACM International Symposium on Microarchitecture, p. 217, IEEE Computer Society, 2003.
22. Intel Corp., Intel®IA-64 Architecture Software Developer's Manual, revision 2.1 ed., Oct 2002.
23. T. C. Mowry, M. S. Lam, and A. Gupta, "Design and Evaluation of A Compiler Algorithm for Prefetching," in ASPLOS-5, pp. 62-73, ACM Press, 1992.
24. Intel(r)C++ Compiler for Linux, http://www.intel.com/software/products/ compilers/clin/.
25. Open Research Compiler for Itanium™Processor Family, http://ipf-orc.sourceforge.net.
26. C.-K. Luk and T. C. Mowry, "Compiler-Based Prefetching For Recursive Data Structures," in ASPLOS-7, pp. 222-233, ACM Press, 1996.
27. C.-K. Luk, R. Muth, H. Patil, R. Weiss, P. G. Lowney, and R. Cohn, "Profile-Guided Post-link Stride Prefetching," in ICS-16, pp. 167-178, ACM Press, 2002.
28. T. C. Mowry and C.-K. Luk, "Predicting Data Cache Misses in Non-Numeric Applications Through Correlation Profiling," in Micro-30, pp. 314-320, IEEE Computer Society Press, 1997.
29. A. Roth and G. S. Sohi, "Effective Jump-Pointer Prefetching for Linked Data Structures," in ISCA-26, pp. 111-121, IEEE Computer Society Press, 1999.
30. Y. Wu, "Efficient Discovery of Regular Stride Patterns in Irregular Programs and Its Use in Compiler Prefetching," in PLDI'02, pp. 210-221, ACM Press, 2002.
31. K. Pettis and R. C. Hansen, "Profile Guided Code Positioning," in Proceedings of the ACM SIGPLAN 1990 Conference, on Programming Language Design and Implementation, pp. 16-27, ACM Press, 1990.
32. M. Gschwind and E. Altman, "Optimization and Precise Exceptions in Dynamic Compilation," ACM SIGARCH Computer Architecture News, vol. 29,.no. 1, pp. 66-74, 2001.
33. SPEC: http://www.spec.org/cpu2000.
34. M. Cierniak, G.-Y. Lueh, and J. M. Stichnoth, "Practicing JUDO: Java Under Dynamic Optimizations," in PLDI'00, pp. 13-26, ACM Press, 2000.
35. M. Arnold, S. Fink, D. Grove, M. Hind, and P. F. Sweeney, "Adaptive Optimization in the Jalapeno JVM," in OOPSLA '00, pp. 47-65, ACM Press, 2000.
36. M. Paleczny, C. Vick, and C. Click, "The Java™HotSpot Server Compiler," in Java™ VM'02, 2001.