LLVA: A low-level virtual instruction set architecture

Proceedings of the Annual International Symposium on Microarchitecture, MICRO

Volumn 2003-January, Issue , 2003, Pages 205-216

  Adve, V ^a   Lattner, C ^a   Brukman, M ^a   Shukla, A ^a   Gaeke, B ^a  

^a University of Illinois at Urbana Champaign   (United States)

Author keywords

Application software; Computer aided instruction; Computer architecture; Computer science; Hardware; Instruction sets; Microarchitecture; Operating systems; Process design; Registers

Indexed keywords

APPLICATION PROGRAMS; CODES (SYMBOLS); COMPUTER AIDED INSTRUCTION; COMPUTER HARDWARE; COMPUTER OPERATING SYSTEMS; COMPUTER SCIENCE; E-LEARNING; HARDWARE; PROCESS DESIGN;

DATA-FLOW INFORMATION; INFORMATION CONTENTS; INSTRUCTION SET; INSTRUCTION SET ARCHITECTURE; MICRO ARCHITECTURES; REGISTERS; STATIC SINGLE ASSIGNMENT FORM; TRANSLATION STRATEGIES;

COMPUTER ARCHITECTURE;

EID: 84944413215     PISSN: 10724451     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/MICRO.2003.1253196     Document Type: Conference Paper

References (35)

1. A.-R. Adl-Tabatabai, et al. Fast and effective code generation in a just-in-time Java compiler. In PLDI, May 1998.
2. T. Austin, et al. The pointer-intensive benchmark suite. Available at www.cs.wisc.edu/~austin/ptrdist.html, Sept 1995.
3. A. Ayers, S. de Jong, J. Peyton, and R. Schooler. Scalable cross-module optimization. ACM SIGPLAN Notices, 33(5):301-312, 1998.
4. V. Bala, E. Duesterwald, and S. Banerjia. Dynamo: A transparent dynamic optimization system. In PLDI, pages 1-12, June 2000.
5. D. Burger and J. R. Goodman. Billion-transistor architectures. Computer, 30(9):46-49, Sept 1997.
6. M. G. Burke, J.-D. Choi, S. Fink, D. Grove, M. Hind, V. Sarkar, M. J. Serrano, V. C. Sreedhar, H. Srinivasan, and J. Whaley. The Jalapeño Dynamic Optimizing Compiler for Java. In Java Grande, pages 129-141, 1999.
7. J. Chen, D. Wu, A. W. Appel, and H. Fang. A provably sound TAL for back-end optimization. In PLDI, San Diego, CA, Jun 2003.
8. A. Chernoff, et al. FX!32: A profile-directed binary translator. IEEE Micro, 18(2):56-64, 1998.
9. B. E. Clark and M. J. Corrigan. Application system/400 performance characteristics. IBM Systems Journal, 28(3):407-423, 1989.
10. R. Cytron, J. Ferrante, B. K. Rosen, M. N. Wegman, and F. K. Zadeck. Efficiently computing static single assignment form and the control dependence graph. TOPLAS, pages 13(4):451-490, October 1991.
11. st IEEE/ACM Symp. Code Generation and Optimization, San Francisco, CA, Mar 2003.
12. A. S. Dhodapkar and J. E. Smith. Managing multiconfiguration hardware via dynamic working set analysis. In ISCA, Alaska, May 2002.
13. D. Dhurjati, S. Kowshik, V. Adve, and C. Lattner. Memory safety without runtime checks or garbage collection. In LCTES, San Diego, CA, Jun 2003.
14. K. Ebcioglu and E. R. Altman. DAISY: Dynamic compilation for 100% architectural compatibility. In ISCA, pages 26-37, 1997.
15. J. Fisher. Walk-time techniques: Catalyst for architectural change. Computer, 30(9):46-42, Sept 1997.
16. R. Ghiya, D. Lavery, and D. Sehr. On the importance of points-to analysis and other memory disambiguation methods for C programs. In PLDI. ACM Press, 2001.
17. nd Ed. Addison-Wesley, Reading, MA, 2000.
18. D. Griswold. The Java HotSpot Virtual Machine Architecture, 1998.
19. T. H. Heil and J. E. Smith. Relational profiling: enabling thread-level parallelism in virtual machines. In MICRO, pages 281-290, Monterey, CA, Dec 2000.
20. IBM Corp. XL FORTRAN: Eight Ways to Boost Performance. White Paper, 2000.
21. Intel Corp. Special Issue on Intel HyperThreading Technology in Pentium 4 Processors. Intel Technology Journal, Q1, 2002.
22. H.-S. Kim and J. E. Smith. An instruction set and microarchitecture for instruction level distributed processing. In ISCA, Alaska, May 2002.
23. A. Klaiber. The Technology Behind Crusoe Processors, 2000.
24. S. Kowshik, D. Dhurjati, and V. Adve. Ensuring code safety without runtime checks for real-time control systems. In CASES, Grenoble, France, Oct 2002.
25. C. Lattner and V. Adve. Automatic Pool Allocation for Disjoint Data Structures. In Proc. ACM SIGPLAN Workshop on Memory System Performance, Berlin, Germany, Jun 2002.
26. C. Lattner and V. Adve. LLVM: A Compilation Framework for Lifelong Program Analysis and Transformation. Tech. Report UIUCDCS-R-2003-2380, Computer Science Dept., Univ. of Illinois at Urbana-Champaign, Sept 2003.
27. M. C. Merten, A. R. Trick, E. M. Nystrom, R. D. Barnes, and W. m. W. Hwu. A hardware mechanism for dynamic extraction and relayout of program hot spots. In ISCA, pages 59-70, Jun 2000.
28. G. Morrisett, D. Walker, K. Crary, and N. Glew. From System F to typed assembly language. TOPLAS, 21(3):528-569, May 1999.
29. P. Oberoi and G. S. Sohi. Parallelism in the front-end. In ISCA, June 2003.
30. S. J. Patel and S. S. Lumetta. rePLay: A Hardware Framework for Dynamic Optimization. IEEE Transactions on Computers, Jun 2001.
31. K. Sankaralingam, R. Nagarajan, H. Liu, C. Kim,, and J. Huh. Exploiting ILP, TLP, and DLP with the Polymorphous TRIPS Architecture. In ISCA, June 2003.
32. J. E. Smith, T. Heil, S. Sastry, and T. Bezenek. Achieving high performance via co-designed virtual machines. In International Workshop on Innovative Architecture (IWIA), 1999.
33. J. M. Tendler, J. S. Dodson, J. S. Fields, Jr., H. Le, and B. Sinharoy. The POWER4 system microarchitecture. IBM Journal of Research and Development, 46(1):5-26, 2002.
34. D. Ungar and R. B. Smith. Self: The power of simplicity. In OOPSLA, 1987.
35. C. Zilles and G. Sohi. A programmable coprocessor for profiling. In HPCA, Jan 2001.