DELI: A new run-time control point

Proceedings of the Annual International Symposium on Microarchitecture, MICRO

Volumn 2002-January, Issue , 2002, Pages 257-268

  Desoli, Giuseppe ^a   Mateev, Nikolay ^a   Duesterwald, Evelyn ^a   Faraboschi, Paolo ^a   Fisher, Joseph A ^a  

^a HEWLETT PACKARD LABORATORIES   (United States)

Author keywords

Emulation; Identity based encryption; Instruction sets; Laboratories; Manipulator dynamics; Program processors; Radio access networks; Remotely operated vehicles; Runtime; VLIW

Indexed keywords

ARTS COMPUTING; CODES (SYMBOLS); COMPUTER ARCHITECTURE; HARDWARE; JAVA PROGRAMMING LANGUAGE; LABORATORIES; PROGRAM PROCESSORS; PROGRAM TRANSLATORS; REMOTELY OPERATED VEHICLES; VERY LONG INSTRUCTION WORD ARCHITECTURE;

EMULATION; IDENTITY BASED ENCRYPTION; INSTRUCTION SET; MANIPULATOR DYNAMICS; RADIO ACCESS NETWORKS; RUNTIMES; VLIW;

APPLICATION PROGRAMMING INTERFACES (API);

EID: 84948988003     PISSN: 10724451     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/MICRO.2002.1176255     Document Type: Conference Paper

References (30)

1. V. Bala, E. Duesterwald, S. Banerjia. Dynamo: A transparent dynamic optimization system. In SIGPLAN Conference on Prog. Lang. Design and Implementation, p. 1-12, 2000.
2. T. Ball and J. R. Larus. Efficient path profiling. In Proc. of the 29th Int. Symp. on Microarchitecture, Paris 1996.
3. T. Baji, N. Kawashimo, I. Kawasaki, and K. Noguchi. SuperH and SuperH-DSP Microprocessors for the Mobile Computing Age. Hitachi Review, Vol. 46 No. 1. Feb 1997.
4. B. Buck, and J. K. Hollingsworth. An API for runtime code patching. The International Journal of High Performance-Computing Applications, Vol. 14, no. 4, 2000, pp. 317-329.
5. F. Chang, A. Itzkovitz, and V. Karamcheti. User-level Resource-Constrained Sandboxing. 4th USENIX Windows Systems Symposium, August 2000.
6. W. Chen, S. Lerner, R. Chaiken, and D. Gillies. Mojo: A dynamic optimization system. In Proc. 3rd Workshop on Feedback-Directed and Dynamic Optimization, Dec. 2000.
7. R. F. Cmelik and D. Keppel. Shade: A fast instruction set simulator for execution profiling. TR UWCSE-93-06-06, Dept. Comp. Science and Eng., Univ. Washington. 1993
8. D. Deaver, R. Gorton, and N. Rubin. Wiggins/Redstone: An on-line program specializer. In Hot Chips 11, Palo Alto, CA, Aug. 1999.
9. D. Ditzel. Transmeta's Crusoe: Cool chips for mobile computing. In Hot Chips 12: Stanford University. Aug. 2000.
10. "DynamoRIO" http://www. cag. lcs. mit. edu/dynamorio/
11. K. Ebcioglu and E. Altman. DAISY: Dynamic compilation for 100% architectural compatibility. In Proc. of the 24th Int. Symp. on Computer Architecture. Pages 26-37, 1997.
12. K. Ebcioglu, E. R. Altman, E. Hokenek. A JAVA ILP Machine Based on Fast Dynamic Compilation. IEEE MASCOTS International Workshop on Security and Efficiency Aspects of Java. Eilat, Israel, January 9-10, 1997.
13. P. Faraboschi, G. Brown., J. Fisher., G. Desoli, F. Homewood. Lx: A Technology Platform for Customizable VLIW Embedded Processing. Proc. 27th International Symposium on Computer Architecture (ISCA27). Vancouver, June 2000
14. P. Faraboschi, F. Homewood, ST200: A VLIW Architecture for Media-Oriented Applications, Microprocessor Forum 2000, October 9-13 2000, San Jose, CA
15. J. Fisher. Trace scheduling: A technique for global microcode compaction. IEEE Trans. on Computers, vol. 30, no. 9, 1981, pp. 478-490.
16. J. Fisher. Walk-time techniques: Catalyst for architectural change. Computer, 30(9):40-42, September 1997.
17. D. H. Friendly, S. J. Patel, Y. N. Patt. Putting the fill unit to work: dynamnic optimizations for trace cache microprocessors. In Proc. of the 31st Symp. on Microarchitecture, Dallas, 1998.
18. M. R. Guthaus, J. S. Ringenberg, D. Ernst, T. M. Austin, T. Mudge and R. B. Brown. MiBench: A Free, Commercially Representative Embedded Benchmark Suite. 4th Workshop on Workload Characterization, Dec. 2001, Austin, TX
19. H. Maejima, M. Kainaga, K. Uchiyama. Design and architecture for low-power/high-speed RISC microprocessor: SuperH. IEICE Trans. on Electronics. Vol. E80-C, No. 12. Dec. 1997.
20. A. Klaiber. The Technology Behind Crusoe Processors. © 2000 Transmeta Corp. Available as: www. Transmeta. com/ pdf/white-papers/paper-aklaiber-19jan00. pdf
21. T. Lindholm, Frank Yellin. The Java Virtual Machine Specification, Second Edition.
22. C. M Merten, A. Trick, C. N. George, J. C. Gyllenhaal, and W.-M. Hwu. A hardware-driven profiling scheme for identifying program hot spots to support runtime optimization. In Proc. of the 26th Int. Symp. on Computer Architecture. Atlanta, Georgia. 1999.
23. Microsoft Corp. NET specifications. Available at http://www. microsoft. com/net/
24. A. Robinson. Why Dynamic Translation? © 2001 Transitive Technologies. Available as: http://www. Transitives. com/ downloads/Why Dynamic Translation1. pdf
25. E. Rotenberg, S. Bennett, and J. E. Smith. Trace cache: A low latency approach to high bandwidth instruction fetching. In Proc. of the 29th Int. Symp. on Microarchitecture, Paris, 1996.
26. K. Scott, J. Davidson. Strata: A software dynamic translation infrastructure. Proc. Workshop on Binary Translation, 2000.
27. A. Srivastava H. Edwards, H. Vo. Vulcan: Binary translation in a distributed environment. Technical Report MSRTR-2001-50, Microsoft Research, 2001.
28. D. Ung, C. Cifuentes. Machine-adaptable dynamic binary translation. Proc. ACM Workshop on Dynamic Optimization, ACM SIGPLAN Notices, vol 35, n. 7, 2000, pp. 41-51.
29. E. Witchel, and M. Rosenblum, "Embra: fast and flexible machine simulation", Proc. ACM SIGMETRICS Int. Conf. on Measurement and Modeling of Computer Systems, 1996, pp. 68-79
30. A. Wolfe and A. Chanin, Executing Compressed Programs on an Embedded RISC Architecture, Proc. 25th Int. Symp. on Microarchitecture, pp. 81-91, Portland, OR, Dec. 1992.