Dynamic binary translation for accumulator-oriented architectures

International Symposium on Code Generation and Optimization, CGO 2003

Volumn , Issue , 2003, Pages 25-35

  Kim, Ho Seop ^a   Smith, J E ^a  

^a UNIVERSITY OF WISCONSIN MADISON   (United States)

Author keywords

Clocks; Dynamic scheduling; Frequency; Hardware; Microarchitecture; Out of order; Pipelines; Processor scheduling; Timing; Virtual machining

Indexed keywords

CHAINS; CLOCKS; CODES (SYMBOLS); COMPUTER ARCHITECTURE; COMPUTER HARDWARE; HARDWARE; NETWORK COMPONENTS; PIPELINE PROCESSING SYSTEMS; PIPELINES; PROGRAM COMPILERS; SCHEDULING;

DYNAMIC SCHEDULING; FREQUENCY; MICRO ARCHITECTURES; OUT OF ORDER; PROCESSOR SCHEDULING; TIMING; VIRTUAL MACHINING;

BINS;

EID: 70350446105     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/CGO.2003.1191530     Document Type: Conference Paper

References (46)

1. Erik R. Altman, Michael Gschwind, Sumedh Sathaye, S. Kosonocky, Arthur Bright, Jason Fritts, Paul Ledak, David Appenzeller, Craig Agricola, Zachary Filan, "BOA: The Architecture of a Binary Translation Processor," IBM Research Report RC 21665, Dec. 2000
2. Matthew Arnold, Stephen Fink, David Grove, Michael Hind, Peter F. Sweeney, "Adaptive Optimization in the Jalapeno JVM," Proceedings of the ACM SIGPLAN Conference on Object-Oriented Programming Systems, Languages, and Applications, pp. 47-65, Oct. 2000.
3. Vasanth Bala, Evelyn Duesterwald, Sanjeev Banerjia, "Transparent dynamic optimization: the design and implementation of Dynamo," Hewlett Packard Laboratories Technical Report HPL-1999-78, Jun. 1999.
4. Vasanth Bala, Evelyn Duesterwald, Sanjeev Banerjia, "Dynamo: A Transparent Dynamic Optimization System," Proceedings of the ACM SIGPLAN Conference on Programming Language Design and Implementation, pp. 1-12, Jun. 2000.
5. James R. Bell, "Threaded Code," Communications of ACM, Vol. 16, No. 6, pp. 370-372, Jun. 1973.
6. th Workshop on Feedback-Directed and Dynamic Optimization, Dec. 2001.
7. Douglas C. Burger and Todd M. Austin, "The SimpleScalar Toolset, Version 2.0," Technical Report CS-TR-97-1342, University of Wisconsin - Madison, Jun. 1997.
8. rd ACM Workshop on Feedback-Directed and Dynamic Optimization, Dec. 2000.
9. Anton Chernoff, Mark Herdeg, Ray Hookway, Chris Reeve, Norman Rubin, Tony Tye, S. Bharadwaj Yadavalli, John Yates, "FX!32 - A Profile-Directed Binary Translator," IEEE Micro, Vol. 18, No. 2, pp. 56-64, Mar. 1998.
10. th International Symposium on Computer Architecture, pp. 270-281, Jun. 2000.
11. th International Symposium on Microarchitecture, pp. 208-218, Dec. 1995.
12. th HotChips Symposium, Aug. 1999.
13. th International Symposium on Computer Architecture, pp. 266-277, Jun 2001.
14. Kemal Ebcioglu, Erik Altman, Michael Gschwind, Sumedh Sathaye, "Dynamic Binary Translation and Optimization," IEEE Transactions on Computers, Vol. 50, No. 6, pp. 529-548, Jun. 2001.
15. th International Symposium on Microarchitecture, pp. 16-27, Dec. 2001.
16. th International Symposium on Microarchitecture, pp. 40-51, Dec. 1997.
17. Michael Gschwind, Erik R. Altman, Sumedh Sathaye, Paul Ledak, David Appenzeller, "Dynamic and Transparent Binary Translation," IEEE Computer, Vol. 33, No. 2, pp. 54-59, Mar. 2000.
18. Linley Gwennap, "Intel's P6 Uses Decoupled Superscalar Design," Microprocessor Report, Feb. 16, 1995.
19. Kim M. Hazelwood, Thomas M. Conte, "A Lightweight Algorithm for Dynamic If-Conversion During Dynamic Optimization," Proceedings of the 2000 International Symposium on Parallel Architectures and Compilation Techniques, pp. 71-80, Oct. 2000.
20. John L. Henning, "SPEC CPU2000: Measuring CPU Performance in the New Millennium," IEEE Computer, Vol. 33, No. 7, pp. 28-35, Jul. 2000.
21. Raymond J. Hookway, Mark A. Herdeg, "Digital FX!32: Combining Emulation and Binary Translation," Digital Technical Journal, Vol. 9, No. 1, Jan. 1997.
22. Wen-mei W. Hwu,, Scott A. Mahlke, William Y. Chen, Pohua P. Chang, Nancy J. Warter, Roger A. Bringmann, Roland G. Ouellette, Richard E. Hank, Tokuzo Kiyohara, Grant E. Haab, John G. Holm, and Daniel M. Lavery, "The Superblock: An Effective Technique for VLIW and Superscalar Compilation," Journal of Supercomputing, Kluwer Academic Publishing, pp. 229-248, 1993.
23. Intel Corp., Intel Itanium Architecture Software Developer's Manual vol. 3, Rev. 2.0: Instruction Set Reference, Intel Corp., 2001.
24. Tom R. Halfhill, "Transmeta Breaks x86 Low-Power Barrier," Microprocessor Report, Feb. 14, 2000.
25. Glenn Hinton, Dave Sager, Mike Upton, Darrel Boggs, Doug Carmean, Alan Kyker, Patrice Roussel, "The Microarchitecture of the Pentium 4 Processor," Intel Technology Journal Q1, 2001.
26. th HotChips Symposium, pp. 47-65. Aug. 1996.
27. th International Symposium on Computer Architecture, pp. 34-42, Jun. 1991.
28. th International Symposium on Computer Architecture, pp. 71-81, Jun. 2002.
29. Richard E. Kessler, "The Alpha 21264 Microprocessor," IEEE Micro, Vol. 19, No. 2, pp. 24-36, Mar. 1999.
30. Thomas Kistler, Michael Franz, "Continuous Program Optimization: Design and Evaluation," IEEE Transactions on Computers, Vol. 50, No. 6, pp. 549-565, Jun. 2001.
31. Alexander Klaiber, "The Technology behind Crusoe Processors," Transmeta Technical Brief, 2000.
32. Paul Klint, "Interpretation Techniques," Software Practice and Experience, Vol. 11, No. 9, pp. 963-973, Sep. 1981.
33. Peter S. Magnusson, David Samuelsson, "A Compact Intermediate Format for SIMICS," Technical Report R94:17, Swedish Institute of Computer Science, 1994.
34. Steve Meloan, "The Java HotSpot Performance Engine: An In-Depth Look," Technical Whitepaper, Sun Microsystems, 1999.
35. Matthew Merten, Andrew R. Trick, Ronald D. Barnes, Erik M. Nystrom, Christopher N. George, John C. Gyllenhaal, Wen-mei W. Hwu, "An Architectural Framework for Run-Time Optimization," IEEE Transactions on Computers, Vol. 50, No. 6, pp. 567-589, Jun. 2001.
36. Erik Nystrom, Ronald D. Barnes, Matthew C. Merten, and Wen-mei W. Hwu, "Code Reordering and Speculation Support for Dynamic Optimization Systems," Proceedings of the Int. Conference on Parallel Architectures and Compilation Techniques, Sep. 2001.
37. th International Symposium on Computer Architecture, pp. 206-218, Jun. 1997.
38. Karl Pettis, Robert C. Hansen, "Profile Guided Code Positioning," Proceedings of the ACM SIGPLAN Conference on Programming Language Design and Implementation, pp. 16-27, Jun. 1990.
39. th International Conference on Supercomputing, pp. 119-126, Jun. 1999.
40. Michael Slater, "AMD's K5 Designed to Outrun Pentium," Microprocessor Report, Oct. 24, 1994.
41. James E. Smith, "Instruction-Level Distributed Processing," IEEE Computer, Vol. 34, No.4, pp. 59-65, Apr 2001.
42. James E. Smith, S. Subramaya Sastry, Timothy H. Heil, Todd M. Bezenek, "Achieving High Performance via Co- Designed Virtual Machines," International Workshop on Innovative Architecture, Maui High Performance Computer Center, Oct. 1998.
43. Michael D. Smith, "Overcoming the Challenges to Feedback-Directed Optimization," Proceedings of the ACM SIGPLAN Workshop on Dynamic and Adaptive Compilation and Optimization, Dec. 2000.
44. Joel M. Tendler, J. S. Dodson, J. S. Fields, Jr., H. Le, B. Sinharoy, "POWER4 System Microarchitecture," IBM Journal of Research and Development, Vol. 46, No. 1, pp.5-26, Jan. 2002.
45. David Ung, Cristina Cifuentes, "Optimizing Hot Paths in a Dynamic Binary Translator," Proceedings of the 2nd Workshop on Binary Translation, Oct. 2000.
46. Cindy Zheng, Carol Thompson, "PA-RISC to IA-64: Transparent Execution, No Recompilation," IEEE Computer, Vol. 33, No. 3, pp. 47-53, Mar. 2000.