Treegion scheduling for highly parallel processors

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 1300 LNCS, Issue , 1997, Pages 1074-1078

  Banerjia, Sanjeev ^a   Havanki, William A ^a   Conte, Thomas M ^a  

^a North Carolina State University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

DECISION TREES; FORESTRY; SCHEDULING;

BASIC BLOCKS; COMPILE TIME; HIGHLY PARALLELS; INSTRUCTION LEVEL PARALLEL; INSTRUCTION SCHEDULER; INSTRUCTION SCHEDULING; LINEAR REGION; MULTIPLE-PATH;

PARALLEL PROCESSING SYSTEMS;

EID: 84882633563     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/bfb0002855     Document Type: Conference Paper

References (11)

1. G. S. Tjaden and M. J. Flynn, "Detection and parallel execution of independent instructions," IEEE Trans. Comprit, Vol. C-19, pp. 889-895, Oct. 1970.
2. J. A. Fisher, "Trace scheduling: A technique for global microcode compaction," IEEE Trans. CompuL, Vol. C-30, no. 7, pp. 478-490, July 1981.
3. S. A. Mahlke, Exploiting instruction level parallelism in the presence of branches. PhD thesis, Department of Electrical and Computer Engineering, University of Illinois at Urbana-Champaign, Urbana, IL, 1996.
4. B. L. Deitrich and W. W. Hwu, "Speculative hedge: regulating compile-time speculation against profile variations," in Proc. 29th Ann. Int'l Symp. on Microarchitecture [11].
5. T. M. Conte and S. W. Sathaye, "Dynamic rescheduling: A technique for object code compatibility in VLIW architectures," in Proc. 28th Ann. Int'l Symp. on Microarchitecture, (Ann Arbor, MI), Nov. 1995.
6. C. Chekuri, R. Johnson, R. Motwani, B. Natarajan, B. Rau, and M. Schlansker, "Profile-driven instruction level parallel scheduling with application to su-perblocks," in Proc. 29th Ann. Int'l Symp. on Microarchitecture [11], pp. 58-67.
7. P. Y. T. Hsu and E. S. Davidson, "Highly concurrent scalar processing," in Proc. 13th Ann. Int'l Symp. Computer Architecture, (Tokyo, Japan), June 1986.
8. A. Nicolau, "Percolation scheduling: a parallel compilation technique," Technical report TR-678, Department of Computer Science, Cornell University, Ithaca, NY, May 1985.
9. K. Ebcioglu, "Some design ideas for a VLIW architecture for sequential-natured software," in Proceedings of the IFIP Working Group 10.3 Working Conference on Parallel Processing, (Pisa, Italy), pp. 3-21, North Holland, 1988. (published as Parallel Processing, M. Cosnard, et al., (eds).).
10. J. A. Fisher, "Global code generation for instruction-level parallelism: Trace Scheduling-2," Tech. Rep. HPL-93-43, Hewlett-Packard Laboratories, June 1993.
11. Proc. 29th Ann. Int'l Symp. on Microarchitecture, (Paris, France), Dec. 1996.